

# 64K × 8 CMOS FLASH MEMORY

#### **GENERAL DESCRIPTION**

The W29EE512 is a 512K bit, 5-volt only CMOS flash memory organized as  $64K \times 8$  bits. The device can be programmed and erased in-system with a standard 5V power supply. A 12-volt VPP is not required. The unique cell architecture of the W29EE512 results in fast program/erase operations with extremely low current consumption (compared to other comparable 5-volt flash memory products). The device can also be programmed and erased using standard EPROM programmers.

### **FEATURES**

- Single 5-volt program and erase operations
- · Fast page-write operations
  - 128 bytes per page
  - Page program cycle: 10 mS (max.)
  - Effective byte-program cycle time: 39 µS
  - Optional software-protected data write
- Fast chip-erase operation: 50 mS
- Read access time: 70/90/120 nS
- Typical page program/erase cycles: 1K/10K
- · Ten-year data retention
- Software and hardware data protection

- Low power consumption
  - Active current: 25 mA (typ.)
  - Standby current: 20 μA (typ.)
- Automatic program timing with internal VPP generation
- · End of program detection
  - Toggle bit
  - Data polling
- · Latched address and data
- TTL compatible I/O
- · JEDEC standard byte-wide pinouts
- Available packages: 32-pin 600 mil DIP, 450 mil SOP, PLCC and TSOP


Publication Release Date: April 1997 Revision A4

9852354 0000615 73T **=** 


- 1 -



## **PIN CONFIGURATIONS**



## **BLOCK DIAGRAM**



### PIN DESCRIPTION

SYMBOL	PIN NAME
A0-A15	Address Inputs
DQ0-DQ7	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
Vcc	Power Supply
GND	Ground
NC	No Connection



#### **FUNCTIONAL DESCRIPTION**

#### Read Mode

The read operation of the W29EE512 is controlled by  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$ , both of which have to be low for the host to obtain data from the outputs.  $\overline{\text{CE}}$  is used for device selection. When  $\overline{\text{CE}}$  is high, the chip is de-selected and only standby power will be consumed.  $\overline{\text{OE}}$  is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  is high. Refer to the timing waveforms for further details.

### **Page Write Mode**

The W29EE512 is programmed on a page basis. Every page contains 128 bytes of data. If a byte of data within a page is to be changed, data for the entire page must be loaded into the device. Any byte that is not loaded will be erased to "FFh" during programming of the page.

The write operation is initiated by forcing  $\overline{CE}$  and  $\overline{WE}$  low and  $\overline{OE}$  high. The write procedure consists of two steps. Step 1 is the byte-load cycle, in which the host writes to the page buffer of the device. Step 2 is an internal programming cycle, during which the data in the page buffers are simultaneously written into the memory array for non-volatile storage.

During the byte-load cycle, the addresses are latched by the falling edge of either  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ , whichever occurs last. The data are latched by the rising edge of either  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ , whichever occurs first. If the host loads a second byte into the page buffer within a byte-load cycle time (TBLC) of 150  $\mu$ S, after the initial byte-load cycle, the W29EE512 will stay in the page load cycle. Additional bytes can then be loaded consecutively. The page load cycle will be terminated and the internal programming cycle will start if no additional byte is loaded into the page buffer A7 to A15 specify the page address. All bytes that are loaded into the page buffer must have the same page address. Ao to A6 specify the byte address within the page. The bytes may be loaded in any order; sequential loading is not required.

In the internal programming cycle, all data in the page buffers, i.e., 128 bytes of data, are written simultaneously into the memory array. Before the completion of the internal programming cycle, the host is free to perform other tasks such as fetching data from other locations in the system to prepare to write the next page.

#### Software-protected Data Write

The device provides a JEDEC-approved optional software-protected data write. Once this scheme is enabled, any write operation requires a series of three-byte program commands (with specific data to a specific address) to be performed before the data load operation. The three-byte load command sequence begins the page load cycle, without which the write operation will not be activated. This write scheme provides optimal protection against inadvertent write cycles, such as cycles triggered by noise during system power-up and power-down.

The W29EE512 is shipped with the software data protection enabled. To enable the software data protection scheme, perform the three-byte command cycle at the beginning of a page load cycle. The device will then enter the software data protection mode, and any subsequent write operation must be preceded by the three-byte program command cycle. Once enabled, the software data protection will remain enabled unless the disable commands are issued. A power transition will not reset the software data protection feature. To reset the device to unprotected mode, a six-byte command sequence is required.

Publication Release Date: April 1997 Revision A4

- 3 -

9852354 0000617 502



#### **Hardware Data Protection**

The integrity of the data stored in the W29EE512 is also hardware protected in the following ways:

- (1) Noise/Glitch Protection: A WE pulse of less than 15 nS in duration will not initiate a write cycle.
- (2) Vcc Power Up/Down Detection: The programming operation is inhibited when Vcc is less than 2.5V.
- (3) Write Inhibit Mode: Forcing  $\overline{\text{OE}}$  low,  $\overline{\text{CE}}$  high, or  $\overline{\text{WE}}$  high will inhibit the write operation. This prevents inadvertent writes during power-up or power-down periods.

### Data Polling (DQ7)-Write Status Detection

The W29EE512 includes a data polling feature to indicate the end of a programming cycle. When the W29EE512 is in the internal programming cycle, any attempt to read DQ7 of the last byte loaded during the page/byte-load cycle will receive the complement of the true data. Once the programming cycle is completed. DQ7 will show the true data.

### Toggle Bit (DQ6)-Write Status Detection

In addition to data polling, the W29EE512 provides another method for determining the end of a program cycle. During the internal programming cycle, any consecutive attempts to read DQ6 will produce alternating 0's and 1's. When the programming cycle is completed, this toggling between 0's and 1's will stop. The device is then ready for the next operation.

## 5-Volt-only Software Chip Erase

The chip-erase mode can be initiated by a six-byte command sequence. After the command loading cycles, the device enters the internal chip erase mode, which is automatically timed and will be completed in 50 mS. The host system is not required to provide any control or timing during this operation.

#### **Product Identification**

The product ID operation outputs the manufacturer code and device code. Programming equipment automatically matches the device with its proper erase and programming algorithms.

The manufacturer and device codes can be accessed by software or hardware operation. In the software access mode, a six-byte command sequence can be used to access the product ID. A read from address 0000H outputs the manufacturer code (DAh). A read from address 0001H outputs the device code (C8h). The product ID operation can be terminated by a three-byte command sequence.

In the hardware access mode, access to the product ID is activated by forcing CE and OE low, WE high, and raising A9 to 12 volts.



# **TABLE OF OPERATING MODES**

# **Operating Mode Selection**

 $\underline{\text{(Operating Range = 0 to 76 C (Ambient Temperature), Vcc = 5V \pm 10\%, Vss = 0V, VHH= 12V)}$ 

MODE				PINS	
	CE	ŌE	WE	ADDRESS	DQ.
Read	۷ï	VIL	VIH	Ain	Dout
Write	VIL	Vін	VIL	Ain	Din
Standby	ViH	Х	Х	X	High Z
Write Inhibit	Х	VIL	Х	X	High Z/Dout
	Х	Х	VIH	X	High Z/Douт
Output Disable	Х	VIH	Х	X	High Z
5-Volt Software Chip Erase	VIL	VIH	VIL	Ain	DIN
Product ID	VIL	ViL	ViH	A0 = VIL; A1-A15 = VIL; A9 = VHH	Manufacturer Code DA (Hex)
	VIL	Vil	ViH	A0 = VIH; A1-A15 = VIL; A9 = VHH	Device Code C8 (Hex)

Publication Release Date: April 1997 Revision A4

■ 9852354 0000619 385 ■


- 5 -



### **Command Codes for Software Data Protection**

BYTE SEQUENCE	TO ENABLE PROTECTION		TO DISABLE PRO	TECTION
	ADDRESS	DATA	ADDRESS	DATA
0 Write	5555H	AAH	5555H	AAH
1 Write	2AAAH	55H	2AAAH	55H
2 Write	5555H	A0H	5555H	80H
3 Write	-	- 1	5555H	AAH
4 Write	-	-	2AAAH	55H
5 Write	-	-	5555H	20H

### **Software Data Protection Acquisition Flow**




Notes for software program code: Data Format: DQ7–DQ0 (Hex) Address Format: A14-A0 (Hex)



# **Command Codes for Software Chip Erase**

BYTE SEQUENCE	ADDRESS	DATA
0 Write	5555H	AAH
1 Write	2AAAH	55H
2 Write	5555H	80H
3 Write	5555H	AAH
4 Write	2AAAH	55H
5 Write	5555H	10H

# **Software Chip Erase Acquisition Flow**



Notes for software chip erase: Data Format: DQ7–DQ0 (Hex) Address Format: A14–A0 (Hex)

> Publication Release Date: April 1997 Revision A4

■ 9852354 0000621 733 ■

- 7 -

Product Identification Exit (1)



## **Command Codes for Product Identification**

BYTE SEQUENCE	ALTERNATE SOFTWARE (5) PRODUCT IDENTIFICATION ENTRY		PRODUCT IDENTIFICATION IDENTIFICATION ENTRY		SOFTWARE PRODUCT IDENTIFICATION EXIT		
	ADDRESS	DATA	ADDRESS	DATA	ADDRESS	DATA	
0 Write	5555H	AAH	5555H	AAH	5555H	AAH	
1 Write	2AAAH	55H	2AAAH	55H	2AAAH	55H	
2 Write	5555H	90H	5555H	80H	5555H	F0H	
3 Write	-	-	5555H	AAH	-	-	
4 Write	-	-	2AAAH	55H	-	-	
5 Write	+	-	5555H	60H	-	-	
	Pause 10 mS		Pause '	10 mS	Pause 10 mS		

## **Software Product Identification Acquisition Flow**

Product Identification Entry (1) Product Identification Mode (2, 3) Load data AA to address 5555 Load data AA Load data 55 to address 2AAA to address 5555 Load data 80 Load data 55 Read address = 0 data = DA to address 5555 to address 2AAA **\rightarrow** Load data FO Load data AA to address 5555 to address 5555 Load data 55 Read address = 1 data = C8 Pause 10 mS to address 2AAA (4) Load data 60 to address 5555 Normal Mode

Notes for software product identification:

(1) Data format: DQ7-DQ0 (Hex); address format: A14-A0 (Hex).

Pause 10 mS

- (2) A1-A16 = VII; manufacture code is read for A0 = VI; device code is read for A0 = VII.
- (3) The device does not remain in identification mode if power down.
- (4) The device returns to standard operation mode.
- (5) This product supports both the JEDEC standard 3 byte command code sequence and original 6 byte command code sequence. For new designs, Winbond recommends that the 3 byte command code sequence be used.



## DC CHARACTERISTICS

# **Absolute Maximum Ratings**

PARAMETER	RATING	UNIT
Power Supply Voltage to Vss Potential	-0.5 to +7.0	V
Operating Temperature	0 to +70	°C
Storage Temperature	-65 to +150	°C
D.C. Voltage on Any Pin to Ground Potential except A9	-0.5 to Vcc +1.0	V
Transient Voltage (**20 nS ) on Any Pin to Ground Potential	-1.0 to Vcc +1.0	V
Voltage on A9 and OE Pin to Ground Potential	-0.5 to 12.5	V

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability the device.

# **Operating Characteristics**

(Vcc =  $5.0V \pm 10\%$ , Vss = 0V, TA =  $0 \text{ to } 70^{\circ}\text{C}$ )

PARAMETER	SYM.	TEST CONDITIONS		LIMIT	s	UNIT
			MIN.	TYP.	MAX.	1 1
Power Supply Current	Icc	CE = OE = VIL, WE = VIH, all I/Os open Address inputs = VIL/VIH, at f = 5 MHz	•	-	50	mA
Standby Vcc Current (TTL Input)	ISB1	CE = ViH, all I/Os open Other inputs = ViL/ViH	-	2	3	mA
Standby Vcc Current (CMOS Input)	ISB2	CE = Vcc -0.3V, all I/Os open Other inputs = Vcc -0.3V/GND	_	20	100	μА
Input Leakage Current	lu	Vin = GND to Vcc	-	-	10	μА
Output Leakage Current	llo	Vin = GND to Vcc	-	-	10	μА
Input Low Voltage	V⊔	-	-	-	0.8	V
Input High Voltage	VIH	-	2.0	-	-	V
Output Low Voltage	Vol	IoL = 2.1 mA	-	-	0.45	V
Output High Voltage	V <sub>OH1</sub>	Іон = -0.4 mA	2.4	-	_	V
Output High Voltage CMOS	VOH2	IOH = -100 μA; Vcc = 4.5V	4.2	-		V

Publication Release Date: April 1997 Revision A4

**9**852354 0000623 806

-9-



# **Power-up Timing**

PARAMETER	SYMBOL	TYPICAL	UNIT
Power-up to Read Operation	Tpu.READ	100	μS
Power-up to Write Operation	TPU.WRITE	5	mS

## **CAPACITANCE**

(Vcc = 5.0V, TA = 25° C, f = 1 MHz)


PARAMETER	SYMBOL	CONDITIONS	MAX.	UNIT
I/O Pin Capacitance	CI/O	VI/O = 0V	12	pF
Input Capacitance	Cin	VIN = 0V	6	pF

## **AC CHARACTERISTICS**

### **AC Test Conditions**

PARAMETER	CONDITIONS
Input Pulse Levels	0V to 3V
Input Rise/Fall Time	< 5 nS
Input/Output Timing Level	1.5V/1.5V
Output Load	1 TTL Gate and CL = 100 pF/30 pF

## **AC Test Load and Waveform**



- 10 -



# **Read Cycle Timing Parameters**

(VCC =  $5.0V \pm 10\%$ , VCC =  $5.0 \pm 5\%$  for 70 nS, Vss = 0V, TA = 0 to 70° C)

PARAMETER	SYM.	W29EE512-70		W29EE512-90		W29EE512-12		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Read Cycle Time	TRC	70	-	90	-	120	-	nS
Chip Enable Access Time	TCE	-	70	-	90	-	120	nS
Address Access Time	TAA	-	70	-	90	-	120	nS
Output Enable Access Time	TOE	-	35	-	40	_	50	nS
CE High to High-Z Output	Тснz	-	25	-	25	-	30	nS
OE High to High-Z Output	Тонг	-	25	-	25	-	30	nS
Output Hold from Address Change	Тон	0	_	0	-	0	-	nS

# **Byte/Page-write Cycle Timing Parameters**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Write Cycle (Erase and Program)	Twc	-	-	10	mS
Address Setup Time	TAS	0	-	_	nS
Address Hold Time	Тан	50	-	-	nS
WE and CE Setup Time	Tcs	0	-	_	nS
WE and CE Hold Time	Тсн	0	-	-	nS
OE High Setup Time	Toes	0	-	-	nS
OE High Hold Time	Тоен	0	-	-	nS
CE Pulse Width	Тср	90	-	-	nS
WE Pulse Width	TWP	90	-	-	nS
WE High Width	Тwрн	100	-	-	nS
Data Setup Time	TDS	35	-	-	nS
Data Hold Time	TDH	0	•	-	nS
Byte Load Cycle Time	TBLC	-	_	150	μS

Notes: All AC timing signals observe the following guidelines for determining setup and hold times:

- (1) High level signal's reference level is V4.
- (2) Low level signal's reference level is V.



# DATA Polling Characteristics (1)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Data Hold Time	TDH	10	-	-	nS
OE Hold Time	Тоен	10	-	1	nS
OE to Output Delay (2)	TOE	-	-	-	nS
Write Recovery Time	Twr	0	-	-	nS

#### Notes:

- (1) These parameters are characterized and not 100% tested.
- (2) See TOE spec in A.C. Read Cycle Timing Parameters

# Toggle Bit Characteristics (1)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Data Hold Time	TDH	10	-	-	nS
OE Hold Time	TOEH	10	-	-	nS
OE to Output Delay (2)	TOE	. •	-	-	nS
OE High Pulse	ТОЕНР	150	-	-	nS
Write Recovery Time	Twr	0	-	-	nS


#### Notes:

- (1) These parameters are characterized and not 100% tested.
- (2) See TOE spec in A.C. Read Cycle Timing Parameters




# **TIMING WAVEFORMS**

# **Read Cycle Timing Diagram**



# **WE** Controlled Write Cycle Timing Diagram




Publication Release Date: April 1997 Revision A4

**9**852354 0000627 451 **=** 


- 13 -



# **CE** Controlled Write Cycle Timing Diagram




# **Page Write Cycle Timing Diagram**






# **DATA** Polling Timing Diagram



# **Toggle Bit Timing Diagram**




Publication Release Date: April 1997 Revision A4


- 15 -



# Page Write Timing Diagram Software Data Protection Mode




# **Reset Software Data Protection Timing Diagram**





# 5-Volt-only Software Chip Erase Timing Diagram



Publication Release Date: April 1997 Revision A4

- 17 -



# **ORDERING INFORMATION**

PART NO.	ACCESS TIME (nS)	POWER SUPPLY CURRENT MAX. (mA)	STANDBY Vcc CURRENT MAX. (μΑ)	PACKAGE
W29EE512-70	70	50	100	600 mil DIP
W29EE512-90	90	50	100	600 mil DIP
W29EE512-12	120	50	100	600 mil DIP
W29EE512S-70	70	50	100	450 mil SOP
W29EE512S-90	90	50	100	450 mil SOP
W29EE512S-12	120	50	100	450 mil SOP
W29EE512P-70	70	50	100	32-pin PLCC
W29EE512P-90	90	50	100	32-pin PLCC
W29EE512P-12	120	50	100	32-pin PLCC
W29EE512T-70	70	50	100	Type one TSOP
W29EE512T-90	90	50	100	Type one TSOP
W29EE512T-12	120	50	100	Type one TSOP

#### Notes:


<sup>1.</sup> Winbond reserves the right to make changes to its products without prior notice.

<sup>2.</sup> Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.




## PACKAGE DIMENSIONS

## 32-pin P-DIP



## 32-pin SO Wide Body



Publication Release Date: April 1997 Revision A4


■ 9852354 0000633 755 **■** 

- 19 -



Package Dimensions, continued

## 32-pin PLCC



## 32-pin TSOP

