Standard Products UT54LVDS032 Quad Receiver

Data Sheet

May 22, 2003



FEATURES

- □ >155.5 Mbps (77.7 MHz) switching rates
- \Box <u>+</u>340mV differential signaling
- □ 5 V power supply
- □ TTL compatible outputs
- □ Ultra low power CMOS technology
- □ 8.0ns maximum propagation delay
- □ 3.0ns maximum differential skew
- Radiation-hardened design; total dose irradiation testing to MIL-STD-883 Method 1019
 - Total-dose: 300 krad(Si) and 1Mrad(Si)
 - Latchup immune (LET > 111 M eV-cm²/mg)
- Packaging options:
 - 16-lead flatpack (dual in-line)
- Standard Microcircuit Drawing 5962-95834
 QML Q and V compliant part
- Compatible with IEEE 1596.3SCI LVDS
- Compatible with ANSI/TIA/EIA 644-1996 LVDS Standard

INTRODUCTION

The UT54LVDS032 Quad Receiver is a quad CMOS differential line receiver designed for applications requiring ultra low power dissipation and high data rates. The device is designed to support data rates in excess of 155.5 Mbps (77.7 MHz) utilizing Low Voltage Differential Signaling (LVDS) technology.

The UT54LVDS032 accepts low voltage (340mV) differential input signals and translates them to 5V TTL output levels. The receiver supports a three-state function that may be used to multiplex outputs. The receiver also supports OPEN, shorted and terminated (100Ω) input fail-safe. Receiver output will be HIGH for all fail-safe conditions.

The UT54LVDS032 and companion quad line driver UT54LVDS031 provides new alternatives to high power pseudo-ECL devices for high speed point-to-point interface applications.

DataShe

 R_{IN1+} R_{OUT1} R1 R_{IN1-} R_{IN2+} R_{OUT2} R2 R_{IN2-} R_{IN3+} R_{OUT3} R٩ R_{IN3-} R_{IN4+} R_{OUT4} R4R_{IN4-} EN ΕN

DataSheet4U.com

Figure 1. UT54LVDS032 Quad Receiver Block Diagram

www.DataSheet4U.com




Figure 2. UT54LVDS032 Pinout

TRUTH TABLE


	Eng	blas	Input	Output	1
	Enables		Input	Output	
	EN	EN	R_{IN+} - R_{IN} -	R _{OUT}	
0.0011	L	Н	Х	Ζ	
	All other combinations of ENABLE inputs		$V_{ID} \ge 0.1 V$	Н	ataSl
			$V_{ID} \leq -0.1 V$	L	
			Full Fail-safe	Н	
			OPEN/SHORT or		
			Terminated		ļ

PIN DESCRIPTION

Pin No.	Name	Description	
2, 6, 10, 14	R_{IN+}	Non-inverting receiver input pin	
1, 7, 9, 15	R _{IN-}	Inverting receiver input pin	
3, 5, 11, 13	R _{OUT}	Receiver output pin	
4	EN	Active high enable pin, OR-ed with EN	
12	EN	Active low enable pin, OR-ed with EN	
16	V _{DD}	Power supply pin, $+5V \pm 10\%$	
8	V _{SS}	Ground pin	

APPLICATIONS INFORMATION

The UT54LVDS032 receiver's intended use is primarily in an uncomplicated point-to-point configuration as is shown in Figure 3. This configuration provides a clean signaling environment for quick edge rates of the drivers. The receiver is connected to the driver through a balanced media which may be a standard twisted pair cable, a parallel pair cable, or simply PCB traces. Typically, the characteristic impedance of the media is in the range of 100 Ω . A termination resistor of 100 Ω should be selected to match the media and is located as close to the receiver input pins as possible. The termination resistor converts the current sourced by the driver into voltages that are detected by the receiver. Other configurations are possible such as a multi-receiver configuration, but the effects of a mid-stream connector(s), cable stub(s), and other impedance discontinuities, as well as ground shifting, noise margin limits, and total termination loading must be taken into account.





The UT54LVDS032 differential line receiver is capable of detecting signals as low as 100mV, over a \pm 1V common-mode range centered around +1.2V. This is related to the driver offset voltage which is typically +1.2V. The driven signal is centered around this voltage and may shift \pm 1V around this center point. The \pm 1V shifting may be the result of a ground potential difference between the driver's ground reference and the receiver's ground reference, the common-mode effects of coupled noise or a combination of the two. Both receiver input pins should honor their specified operating input voltage range of 0V to +2.4V (measured from each pin to ground).

Receiver Fail-Safe

The UT54LVDS032 receiver is a high gain, high speed device that amplifies a small differential signal (20mV) to TTL logic levels. Due to the high gain and tight threshold of the receiver, care should be taken to prevent noise from appearing as a valid signal.

The receiver's internal fail-safe circuitry is designed to source/ sink a small amount of current, providing fail-safe protection (a stable known state of HIGH output voltage) for floating, terminated or shorted receiver inputs.

- 1. **Open Input Pins**. The UT54LVDS032 is a quad receiver device, and if an application requires only 1, 2 or 3 receivers, the unused channel(s) inputs should be left OPEN. Do not tie unused receiver inputs to ground or any other voltages. The input is biased by internal high value pull up and pull down resistors to set the output to a HIGH state. This internal circuitry will guarantee a HIGH, stable output state for open inputs.
- 2. Terminated Input. If the driver is disconnected (cable unplugged), or if the driver is in a three-state condition, the receiver output will again be in a HIGH state, even with the end of cable 100Ω termination resistor across the input pins. The unplugged cable can become a floating antenna which can pick up noise. If the cable picks up more than 10mV of differential noise, the receiver may see the noise as a valid signal and switch. To insure that any noise is seen as common-mode and not differential, a balanced interconnect should be used. Twisted pair cable offers better balance than flat ribbon cable.
- 3. Shorted Inputs. If a fault condition occurs that shorts the receiver inputs together, thus resulting in a 0V differential input voltage, the receiver output remains in a HIGH state. Shorted input fail-safe is not supported across the common-mode range of the device (V_{SS} to 2.4V). It is only supported with inputs shorted and no external common-mode voltage applied.

et4U.com

DataSheet4U.com

DataSheet4U.com

ABSOLUTE MAXIMUM RATINGS¹

(Referenced to V_{SS})

SYMBOL	PARAMETER	LIMITS	
V _{DD}	DC supply voltage	-0.3 to 6.0V	
V _{I/O}	Voltage on any pin	-0.3 to (V _{DD} + 0.3V)	
T _{STG}	Storage temperature	-65 to +150°C	
P _D	Maximum power dissipation	1.25 W	
T _J	Maximum junction temperature ²	+150°C	
Θ _{JC}	Thermal resistance, junction-to-case ³	10°C/W	
II	DC input current	±10mA	

Notes:

1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance.

Maximum junction temperature may be increased to +175°C during burn-in and steady-static life.
 Test per MIL-STD-883, Method 1012.

et4U.com **RECOMMENDED OPERATING CONDITIONS**

DataShe SYMBOL LIMITS PARAMETER 4.5 to 5.5V V_{DD} Positive supply voltage $T_{\rm C}$ -55 to +125°C Case temperature range 2.4V V_{IN} DC input voltage, receiver inputs 0 to V_{DD} for EN, $\overline{\text{EN}}$ DC input voltage, logic inputs

DC ELECTRICAL CHARACTERISTICS¹

SYMBO	L PARAMETER	CONDITION	MIN	MAX	UNIT
V _{IH}	High-level input voltage	(TTL)	2.0		V
V _{IL}	Low-level input voltage	(TTL)		0.8	V
V _{OL}	Low-level output voltage	$I_{OL} = 2mA, V_{DD} = 4.5V$		0.3	V
V _{OH}	High-level output voltage	$I_{OH} = -0.4 \text{mA}, V_{DD} = 4.5 \text{V}$	4.0		V
I _{IN}	Logic input leakage current	Inputs, $V_{IN} = 0$ and 2.4V, $V_{CC} = 5.5$ Enables = EN/EN = 0 and 5.5V, $V_{CC} = 5.5$	-10 -10	+10 +10	μΑ
V _{TH} ³	Differential Input High Threshold	V _{CM} = +1.2V		+100	mV
V _{TL} ³	Differential Input Low Threshold	V _{CM} = +1.2V	-100		mV
II	Receiver input Current	V _{IN} = 2.4V	-10	+10	μΑ
I _{OZ} ⁴	Output Three-State Current	Disabled, $V_{OUT} = 0$ V or V_{DD}	-10	+10	μΑ
V _{CL}	Input clamp voltage	$I_{CL} = +/-18mA$	-1.5	1.5	V
I _{OS} ³	Output Short Circuit Current	Enabled, $V_{OUT} = 0 V^2$	-15	-130	mA
I _{CC} ⁴	Loaded supply current receivers enabled	$EN, \overline{EN} = V_{DD} \text{ or } V_{SS}$ Inputs Open		11	mA
I _{CCZ} ⁴	Loaded supply current receivers disabled	$EN = V_{SS}, \overline{EN} = V_{DD}$ Inputs Open		11	mA

 $(V_{DD} = 5.0V + 10\%; -55^{\circ}C < T_{C} < +125^{\circ}C)$

Notes:

1. Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground. 2. Output short circuit current (I_{OS}) is specified as magnitude only, minus sign indicates direction only. Only one output should be shorted at a time, do not exceed maximum junction temperature specification.

3. Guaranteed by characterization. 4. Device tested at $V_{CC} = 5.5V$ only.

DataShe

AC SWITCHING CHARACTERISTICS^{1, 2, 3, 4}

$(V_{DD} = +5.0V \pm 10\%, T_A)$	$_{\rm A} = -55 ^{\circ}{\rm C}$ to $+125 ^{\circ}{\rm C}$)
----------------------------------	--

SYMBOL	PARAMETER	MIN	MAX	UNIT
t _{PHLD}	Differential Propagation Delay High to Low CL = 20pf (figures 4 and 5)	1.0	8.0	ns
t _{PLHD}	Differential Propagation Delay Low to High CL = 20pf (figures 4 and 5)	1.0	8.0	ns
t _{SKD}	Differential Skew (t _{PHLD} - t _{PLHD}) (figures 4 and 5)	0	3.0	ns
t_{SK1}^{4}	Channel-to-Channel Skew ¹ (figures 4 and 5)	0	3.0	ns
t_{SK2}^{4}	Chip-to-Chip Skew ⁵ (figures 4 and 5)		7.0	ns
t _{TLH} ⁴	Rise Time (figures 4 and 5)		2.0	ns
t _{THL} ⁴	Fall Time (figures 4 and 5)		2.0	ns
$t_{\rm PHZ}^{4}$	Disable Time High to Z (figures 6 and 7)		20	ns
t_{PLZ}^{4}	Disable Time Low to Z (figures 6 and 7)		20	ns
$t_{\rm PZH}^{4}$	Enable Time Z to High (figures 6 and 7)		20	ns
t_{PZL}^{4}	Enable Time Z to Low (figures 6 and 7)		20	ns

et4U.com

Notes:

DataSheet4U.com

1. Channel-to-Channel Skew is defined as the difference between the propagation delay of the channel and the other channels in the same chip with an eventon the inputs. 2. Generator waveform for all tests unless otherwise specified: f = 1 MHz, $Z_0 = 50 \Omega$, t_r and $t_f (0\% - 100\%) \le 1$ ns for R_{IN} and t_r and $t_f \le 6$ ns for EN or EN.

3. C_L includes probe and jig capacitance.
4. Guaranteed by characterization.
5. Chip to Chip Skew is defined as the difference between the minimum and maximum specified differential propagation delays.

DataShe




Figure 4. Receiver Propagation Delay and Transition Time Test Circuit or Equivalent Circuit




Figure 5. Receiver Propagation Delay and Transition Time Waveforms

DataSheet4U.com

et4U.com

www.DataSheet4U.com




Figure 6. Receiver Three-State Delay Test Circuit or Equivalent Circuit





Figure 7. Receiver Three-State Delay Waveform

DataSheet4U.com

www.DataSheet4U.com


DataShee4U.com



et4U.com

DataShe





Notes:


1. All exposed metalized areas are gold plated over electroplated nickel per MIL-PRF-38535.

- 2. The lid is electrically connected to VSS.
- 3. Lead finishes are in accordance to MIL-PRF-38535.
- 4. Package dimensions and symbols are similar to MIL-STD-1835 variation F-5A.

Figure 8. 16-pin Ceramic Flatpack

ORDERING INFORMATION

UT54LVDS032 QUAD RECEIVER:




DataSheet4U.com

DataShe

Notes:

- Lead finish (A,C, or X) must be specified.
 If an "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3. Prototype flow per UTMC Manufacturing Flows Document. Tested at 25°C only. Lead finish is GOLD ONLY. Radiation neither tested nor guaranteed.
- 4. Military Temperature Range flow per UTMC Manufacturing Flows Document. Devices are tested at -55°C, room temp, and 125°C. Radiation neither tested nor guaranteed.

UT54LVDS032 QUAD RECEIVER: SMD



et4U.com

DataSheet4U.com

Notes: 1.Lead finish (A,C, or X) must be specified.

2.If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).

3. Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening.