

### DESCRIPTION

The SSI 32R511 and 32R5111 are bipolar monolithic integrated circuits designed for use with center-tapped ferrite or MIG recording heads. They offer the performance upgrades of the SSI 32R510A, along with the improved pin arrangement of the SSI 32R501. Both provide a low noise read path, write current control, and data protection circuitry for as many as 8 channels. They require +5V and +12V power supplies and are available in a variety of packages.


The R option adds internal 750Ω damping resistors. The M versions have a mirror image pin arrangement to simplify layout when using multiple devices.

### FEATURES


July, 1990

- High performance
  - Read mode gain = 100 V/V (32R511)  
= 150V/V (32R5111)
  - Input noise = 1.5 nV/√Hz maximum
  - Input capacitance = 20 pF
  - Write current range = 10 mA to 40 mA
- Enhanced system write to read recovery time
- Power supply fault protection
- Pin compatible with the SSI 32R501/501R
- Designed for center-tapped ferrite or MIG heads
- Programmable write current source
- Easily multiplexed for larger systems
- Includes write unsafe detection
- TTL compatible control signals
- +5V, +12V power supplies
- Mirror Image pin arrangements

### BLOCK DIAGRAM



### PIN DIAGRAM



### 32-LEAD SOW

CAUTION: Use handling procedures necessary for a static sensitive component.

# SSI 32R511/511R

## SSI 32R5111/5111R

### 4, 6, 8-Channel Ferrite/MIG

### Read/Write Devices

#### CIRCUIT OPERATION

These devices give the user the ability to address up to 8 center-tapped ferrite heads and provide write drive or read amplification. Head selection and mode control is accomplished using the  $\overline{CS}$ ,  $\overline{R/\overline{W}}$  inputs as shown in tables 1 & 2. Internal pullups are provided for the  $\overline{CS}$  &  $\overline{R/\overline{W}}$  inputs to force the device into a non-writing condition if either control line is opened accidentally.

**TABLE 1: Mode Select**

$\overline{CS}$	$\overline{R/\overline{W}}$	MODE
0	0	Write
0	1	Read
1	X	Idle

**TABLE 2: Head Select**

HS2	HS1	HS0	HEAD
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7

0 = Low level    1 = High level

#### WRITE MODE

Taking both  $\overline{CS}$  and  $\overline{R/\overline{W}}$  low selects write mode which configures the SSI 32R511/5111 as a current switch and activates the Write Unsafe (WUS) detector circuitry. Write current is toggled between the X and Y side of the selected head on each high to low transition of the Write Data Input (WDI). Note that a preceding read mode selection initializes the Write Data Flip-Flop, WDFF, to pass write current through the "X" side of the head. The zero-peak write current magnitude is programmed by an external resistor  $R_{wc}$  from pin WC to GND and is given by:

$$I_w = K/R_{wc}, \text{ where } K = \text{Write Current Constant}$$

The Write Unsafe detection circuitry monitors voltage transitions at the selected head connections and flags any of the following conditions as a high level on the Write Unsafe open collector output:

- Head open
- Head center tap open
- WDI frequency too low
- Device in read mode
- Device not selected
- No write current

Two negative transitions on WDI, after the fault is corrected, will clear the WUS flag.

To further assure data security a voltage fault detection circuit prevents application of write current during power loss or power sequencing.

To enhance write to read recovery time the change in RDX, RDY common mode voltage is minimized by biasing these outputs to a level within the read mode range when in write mode.

Power dissipation in write mode may be reduced by placing a resistor (RCT) between VDD1 & VDD2. The optimum resistor value is  $120\Omega \times 40 / I_w$  ( $I_w$  in mA). At low write currents (<15 mA) read mode dissipation is higher than write mode and RCT, though recommended, may not be considered necessary. In this case VDD2 is connected directly to VDD1.

#### READ MODE

Taking  $\overline{CS}$  low and  $\overline{R/\overline{W}}$  high selects read mode which configures the SSI 32R511/5111 as a low noise differential amplifier for the selected head. The RDX and RDY outputs are driven by emitter followers and are in phase with the "X" and "Y" head ports. These outputs should be AC coupled to the load. The internal write current source is gated off in read mode eliminating the need for any external gating.

Read mode selection also initializes the Write Data Flip-Flop (WDFF) to pass write current through the "X" side of the head at a subsequent write mode selection.

#### IDLE MODE

Taking  $\overline{CS}$  high selects the idle mode which switches the RDX, RDY outputs into a high impedance state and deactivates the internal write current source. This facilitates multi-device installations by allowing the read outputs to be wire OR'ed and the write current programming resistor to be common to all devices.

**SSI 32R511/511R**  
**SSI 32R5111/5111R**  
**4, 6, 8-Channel Ferrite/MIG**  
**Read/Write Devices**

**PIN DESCRIPTIONS**

NAME	I/O	DESCRIPTION
HS0-HS2	I	Head Select
$\overline{CS}$	I	Chip Select: a low level enables device
R/W	I	Read/Write: a high level selects read mode
WUS	O*	Write Unsafe: a high level indicates an unsafe writing condition
WDI	I	Write Data In: negative transition toggles direction of head current
H0X-H7X H0Y-H7Y	I/O	X,Y head connections
RDX, RDY	O*	X, Y Read Data: differential read signal out
WC	*	Write Current: used to set the magnitude of the write current
VCT	-	Voltage Center Tap: voltage source for head center tap
VCC	-	+5V
VDD1	-	+12V
VDD2	-	Positive power supply for the center tap voltage source
GND	-	Ground

\*When more than one R/W device is used, these signals can be wire OR'ed.

**ELECTRICAL CHARACTERISTICS**

**RECOMMENDED OPERATING CONDITIONS**

PARAMETER		CONDITIONS	MIN	NOM	MAX	UNITS
DC Supply Voltage	VDD1		10.8	12.0	13.2	VDC
DC Supply Voltage	VCC		4.5	5.0	5.5	VDC
Head Inductance	Lh		5		15	$\mu$ H
Damping Resistor	RD	32R511/5111 only	500		2000	$\Omega$
RCT Resistor	RCT*	$I_w = 40$ mA	114	120	126	$\Omega$
Write Current	IW		10		40	mA
Junction Temperature Range	Tj		+25		+135	$^{\circ}$ C

\*For  $I_w = 40$  mA. At other  $I_w$  levels refer to Applications Information that follows this specification.

**SSI 32R511/511R**  
**SSI 32R5111/5111R**  
**4, 6, 8-Channel Ferrite/MIG**  
**Read/Write Devices**

**ABSOLUTE MAXIMUM RATINGS** (All voltages referenced to GND. Currents into device are positive. Operation above maximum ratings may permanently damage the device.)

PARAMETER		VALUE	UNITS
DC Supply Voltage	VDD1	-0.3 to +14	VDC
DC Supply Voltage	VDD2	-0.3 to +14	VDC
DC Supply Voltage	VCC	-0.3 to +6	VDC
Digital Input Voltage Range	VIN	-0.3 to VCC + 0.3	VDC
Head Port Voltage Range	VH	-0.3 to VDD1 + 0.3	VDC
WUS Pin Voltage Range	Vwus	-0.3 to +14	VDC
Write Current Zero Peak	IW	60	mA
RDX, RDY Output Current	Io	-10	mA
VCT Output Current	Ivct	-60	mA
WUS Output Current	Iwus	+12	mA
Storage Temperature Range	Tstg	-65 to 150	°C
Lead Temperature PDIP, Flat Pack (10 sec Soldering)		260	°C
Package Temperature PLCC, SO (20 sec Reflow)		215	°C

**DC CHARACTERISTICS**

(Unless otherwise specified, recommended operating conditions apply.)

**POWER SUPPLY**

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNITS
VCC Supply Current	Read/Idle Mode			35	mA
	Write Mode			30	mA
VDD Supply Current (sum of VDD1 and VDD2)	Idle Mode			20	mA
	Read Mode			35	mA
	Write Mode			20 + Iw	mA
Power Dissipation (Tj = +125°C)	Idle Mode			400	mW
	Read Mode			600	mW
	Write Mode, IW = 40 mA, RCT = 0Ω			800	mW
	Write Mode, IW = 40 mA, RCT = 120Ω			610	mW

**SSI 32R511/511R**  
**SSI 32R5111/5111R**  
**4, 6, 8-Channel Ferrite/MIG**  
**Read/Write Devices**

**1**

**DC CHARACTERISTICS** (continued)

**DIGITAL I/O**

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNITS
VIL Input Low Voltage				0.8	VDC
VIH Input High Voltage		2.0		VCC + 0.3	VDC
IIL Input Low Current	VIL = 0.8V	-0.4			mA
IIH Input High Current	VIH = 2.0V			100	μA
VOL WUS Output Low Voltage	IOL = 8 mA			0.5	VDC
IOH WUS Output High Current	VOH = 5.0V			100	μA

**WRITE MODE**

Center Tap Voltage VCT	Write Mode		6.0		VDC
Head Current (per side)	Write Mode, 0 ≤ VCC ≤ 3.7V, 0 ≤ VDD1 ≤ 8.7V	-200		200	μA
Write Current Range		10		40	mA
Write Current Constant "K"		2.375		2.625	
Iwc to Head Current Gain			0.99		mA/mA
Unselected Head Leakage Current				85	μA
RDX, RDY Output Offset Voltage	Write/Idle Mode	-20		+20	mV
RDX, RDY Common Mode Output Voltage	Write/Idle Mode		5.3		VDC
RDX, RDY Leakage	RDX, RDY = 6V Write/Idle Mode	-100		100	μA

**READ MODE**

Center Tap Voltage	Read Mode		4.0		VDC
Head Current (per side)	Read or Idle Mode 0 ≤ VCC ≤ 5.5V 0 ≤ VDD1 ≤ 13.2V	-200		200	μA
Input Bias Current (per side)				45	μA
Input Offset Voltage	Read Mode	-4		+4	mV
Common Mode Output Voltage	Read Mode	4.5		6.5	VDC

# SSI 32R511/511R

## SSI 32R5111/5111R

### 4, 6, 8-Channel Ferrite/MIG

### Read/Write Devices

#### DYNAMIC CHARACTERISTICS AND TIMING

(Unless otherwise specified, recommended operating conditions apply and  $I_W = 35 \text{ mA}$ ,  $L_h = 10 \mu\text{H}$ ,  $R_d = 750\Omega$  32R511 only,  $f(\text{WDI}) = 5 \text{ MHz}$ ,  $CL(\text{RDX}, \text{RDY}) \leq 20 \text{ pF}$ .)

#### WRITE MODE

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNITS
Differential Head Voltage Swing		7.0			V(pk)
Unselected Head Transient Current				2	mA(pk)
Differential Output Capacitance				15	pF
Differential Output Resistance	32R511, 32R5111	10K			$\Omega$
	32R511R, 32R5111R	600		960	$\Omega$
WDI Transition Frequency	WUS = low	250			KHz

#### READ MODE


Differential Voltage Gain	32R511	$V_{in} = 1 \text{ mVpp @ } 300 \text{ kHz}$ , $RL(\text{RDX}), RL(\text{RDY}) = 1\text{k}\Omega$	85		115	V/V
	32R5111		125		175	V/V
Dynamic Range		DC Input Voltage, $V_i$ , Where Gain Falls by 10%. $V_{in} = V_i +$ $0.5 \text{ mVpp @ } 300 \text{ kHz}$	-3		+3	mV
Bandwidth (-3dB)		$ Z_s  < 5\Omega$ , $V_{in} = 1 \text{ mVpp}$	30			MHz
Input Noise Voltage		$BW = 15 \text{ MHz}$ , $L_h = 0$ , $R_h = 0$			1.5	$\text{nV}/\sqrt{\text{Hz}}$
Differential Input Capacitance		$f = 5 \text{ MHz}$			20	pF
Differential Input Resistance		32R511, $f = 5 \text{ MHz}$	2K			$\Omega$
Differential Input Resistance		32R511R, $f = 5 \text{ MHz}$	460		860	$\Omega$
Common Mode Rejection Ratio		$V_{cm} = V_{CT} + 100 \text{ mVpp}$ $@ 5 \text{ MHz}$	50			dB
Power Supply Rejection Ratio		$100 \text{ mVpp @ } 5 \text{ MHz}$ on VDD1, VDD2 or VCC	45			dB
Channel Separation		Unselected Channels: $V_{in} = 100 \text{ mVpp @ } 5 \text{ MHz}$ ; Selected Channel: $V_{in} = 0 \text{ mVpp}$	45			dB
Single Ended Output Resistance		$f = 5 \text{ MHz}$			30	$\Omega$
Output Current		AC Coupled Load, RDX to RDY	$\pm 2.1$			mA

**SSI 32R511/511R**  
**SSI 32R5111/5111R**  
**4, 6, 8-Channel Ferrite/MIG**  
**Read/Write Devices**

**DYNAMIC CHARACTERISTICS AND TIMING** (continued)


**SWITCHING CHARACTERISTICS**

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNITS
R/W To Write	Delay to 90% of Write Current			1.0	μs
R/W to Read	Delay to 90% of 100 mV, 10 MHz Read Signal Envelope or to 90% decay of Write Current			1.0	μs
$\overline{CS}$ to Select	Delay to 90% of Write Current or to 90% of 100 mV, 10 MHz Read Signal Envelope			1.0	μs
$\overline{CS}$ to Unselect	Delay to 90% Decay of Write Current			1.0	μs
HS0 - HS2 to any head	Delay to 90% of 100 mV, 10 MHz Read Signal Envelope			1.0	μs
WUS, Safe to Unsafe - TD1	$I_w = 35$ mA	1.6		8.0	μs
WUS, Unsafe to Safe - TD2	$I_w = 35$ mA			1.0	μs
Head Current (Lh = 0 μH, Rh = 0Ω)					
Prop. Delay - TD3	From 50% Points			25	ns
Asymmetry	WDI has 50% Duty Cycle and 1ns Rise/Fall Time			2	ns
Rise/Fall Time	10% - 90% Points			20	ns



**FIGURE 1: Write Mode Timing Diagram**

**SSI 32R511/511R**  
**SSI 32R5111/5111R**  
**4, 6, 8-Channel Ferrite/MIG**  
**Read/Write Devices**




**FIGURE 2: Applications Information**




# SSI 32R511/511R SSI 32R5111/5111R 4, 6, 8-Channel Ferrite/MIG Read/Write Devices


## PACKAGE PIN DESIGNATIONS (Top View)




28-Lead SOL




28-Lead SOL  
Mirror Image




28-Lead PLCC



32-Lead Flatpack, SOW



32-Lead SOW  
Mirror Image



24-Lead SOL


# SSI 32R511/511R

## SSI 32R5111/5111R


### 4, 6, 8-Channel Ferrite/MIG

### Read/Write Devices

#### PACKAGE PIN DESIGNATIONS (Continued)



40-Lead PDIP



44-Lead PLCC

#### THERMAL CHARACTERISTICS: $\theta_{ja}$

24-lead	SOL	80°C/W
28-lead	PLCC	65°C/W
	SOL	70°C/W
32-lead	FLATPACK	60°C/W
	SOW	55°C/W
40-lead	PDIP	45°C/W
44-lead	PLCC	60°C/W

**SSI 32R511/511R**  
**SSI 32R5111/5111R**  
**4, 6, 8-Channel Ferrite/MIG**  
**Read/Write Devices**

1

**ORDERING INFORMATION**

PART DESCRIPTION	ORDER NO.	PKG. MARK
<b>SSI 32R511</b>		
4-Channel SOL	SSI 32R511-4CL	32R511-4CL
6-Channel PLCC	SSI 32R511-6CH	32R511-6CH
6-Channel SOL	SSI 32R511-6CL	32R511-6CL
8-Channel Flat Pack	SSI 32R511-8F	32R511-8F
8-Channel SOW	SSI 32R511-8CW	32R511-8CW
8-Channel PDIP	SSI 32R511-8CP	32R511-8CP
8-Channel PLCC	SSI 32R511-8CH	32R511-8CH
<b>SSI 32R511R</b>		
4-Channel SOL	SSI 32R511R-4CL	32R511R-4CL
6-Channel PLCC	SSI 32R511R-6CH	32R511R-6CH
6-Channel SOL	SSI 32R511R-6CL	32R511R-6CL
8-Channel Flat Pack	SSI 32R511R-8F	32R511R-8F
8-Channel SOW	SSI 32R511R-8CW	32R511R-8CW
8-Channel PDIP	SSI 32R511R-8CP	32R511R-8CP
8-Channel PLCC	SSI 32R511R-8CH	32R511R-8CH
<b>SSI 32R511M</b>		
6-Channel SOL	SSI 32R511M-6CL	32R511M-6CL
8-Channel SOW	SSI 32R511M-8CW	32R511M-8CW
<b>SSI 32R511RM</b>		
6-Channel SOL	SSI 32R511RM-6CL	32R511RM6CL
8-Channel SOW	SSI 32R511RM-8CW	32R511RM-8CW

**SSI 32R511/511R**  
**SSI 32R5111/5111R**  
**4, 6, 8-Channel Ferrite/MIG**  
**Read/Write Devices**

ORDERING INFORMATION (Continued)

PART DESCRIPTION	ORDER NO.	PKG. MARK
SSI 32R5111		
4-Channel SOL	SSI 32R5111-4CL	32R5111-4CL
6-Channel PLCC	SSI 32R5111-6CH	32R5111-6CH
6-Channel SOL	SSI 32R5111-6CL	32R5111-6CL
8-Channel SOW	SSI 32R5111-8CW	32R5111-8CW
8-Channel PLCC	SSI 32R5111-8CH	32R5111-8CH
8-Channel SOL	SSI 32R5111-8CL	32R5111-8CL
SSI 32R5111R		
4-Channel SOL	SSI 32R5111R-4CL	32R5111R-4CL
6-Channel PLCC	SSI 32R5111R-6CH	32R5111R-6CH
6-Channel SOL	SSI 32R5111R-6CL	32R5111R-6CL
8-Channel SOW	SSI 32R5111R-8CW	32R5111R-8CW
8-Channel PLCC	SSI 32R5111R-8CH	32R5111R-8CH
8-Channel SOL	SSI 32R5111R-8CL	32R5111R-8CL
SSI 32R5111M		
6-Channel SOL	SSI 32R5111M-6CL	32R5111M-6CL
8-Channel SOW	SSI 32R5111M-8CW	32R5111M-8CW
8-Channel SOL	SSI 32R5111M-8CL	32R5111M-8CL
SSI 32R5111RM		
6-Channel SOL	SSI 32R5111RM-6CL	32R5111RM-6CL
8-Channel SOW	SSI 32R5111RM-8CW	32R5111RM-8CW
8-Channel SOL	SSI 32R5111RM-8CL	32R5111RM-8CL

No responsibility is assumed by Silicon Systems for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of Silicon Systems. Silicon Systems reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that the data sheet is current before placing orders.

Silicon Systems, Inc., 14351 Myford Road, Tustin, CA 92680 (714) 731-7110, FAX (714) 731-5457