

PIC18(L)F2X/4XK22 Data Sheet

28/40/44-Pin, Low-Power, High-Performance Microcontrollers with nanoWatt XLP Technology

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



ISBN: 978-1-60932-175-8

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



28/40/44-Pin, Low-Power, High-Performance Microcontrollers with nanoWatt XLP Technology

High-Performance RISC CPU:

- C Compiler Optimized Architecture:
- Optional extended instruction set designed to optimize re-entrant code
- Up to 1024 Bytes Data EEPROM
- Up to 64 Kbytes Linear Program Memory Addressing
- Up to 3896 Bytes Linear Data Memory Addressing
- Up to 16 MIPS Operation
- 16-bit Wide Instructions, 8-bit Wide Data Path
- Priority Levels for Interrupts
- 31-Level, Software Accessible Hardware Stack
- 8 x 8 Single-Cycle Hardware Multiplier

Flexible Oscillator Structure:

- Precision 16 MHz Internal Oscillator Block:
 - Factory calibrated to ± 1%
 - Selectable frequencies, 31 kHz to 16 MHz
 - 64 MHz performance available using PLL no external components required
- Four Crystal modes up to 64 MHz
- Two External Clock modes up to 64 MHz
- 4X Phase Lock Loop (PLL)
- Secondary Oscillator using Timer1 @ 32 kHz
- Fail-Safe Clock Monitor:
 - Allows for safe shutdown if peripheral clock stops
 - Two-Speed Oscillator Start-up

Analog Features:

- Analog-to-Digital Converter (ADC) module:
 - 10-bit resolution, up to 30 external channels
 - Auto-acquisition capability
 - Conversion available during Sleep
 - Fixed Voltage Reference (FVR) channel
 - Independent input multiplexing
- · Analog Comparator module:
 - Two rail-to-rail analog comparators
 - Independent input multiplexing
- Digital-to-Analog Converter (DAC) module:
 - Fixed Voltage Reference (FVR) with 1.024V, 2.048V and 4.096V output levels
 - 5-bit rail-to-rail resistive DAC with positive and negative reference selection
- Charge Time Measurement Unit (CTMU) module:
 - Supports capacitive touch sensing for touch screens and capacitive switches

Extreme Low-Power Management with nanoWatt XLP:

- Sleep mode: 20 nA, typical
- Watchdog Timer: 300 nA, typical
- Timer1 Oscillator: 800 nA @ 32 kHz
- · Peripheral Module Disable

Special Microcontroller Features:

- Full 5.5V Operation PIC18FXXK22 devices
- 1.8V to 3.6V Operation PIC18LFXXK22 devices
- Self-Programmable under Software Control
- High/Low-Voltage Detection (HLVD) module:
 - Programmable 16-Level
 - Interrupt on High/Low-Voltage Detection
- Programmable Brown-out Reset (BOR):
 - With software enable option
 - Configurable shutdown in Sleep
- Extended Watchdog Timer (WDT):
- Programmable period from 4 ms to 131s
- In-Circuit Serial Programming[™] (ICSP[™]):
 Single-Supply 3V
- In-Circuit Debug (ICD)

Peripheral Highlights:

- Up to 35 I/O Pins plus 1 Input-Only Pin:
 - High-Current Sink/Source 25 mA/25 mA
 - Three programmable external interrupts
 - Four programmable interrupt-on-change
 - Nine programmable weak pull-ups
 - Programmable slew rate
- SR Latch:
 - Multiple Set/Reset input options
- Two Capture/Compare/PWM (CCP) modules
- Three Enhanced CCP (ECCP) modules:
 - One, two or four PWM outputs
 - Selectable polarity
 - Programmable dead time
 - Auto-Shutdown and Auto-Restart
 - PWM steering
- Two Master Synchronous Serial Port (MSSP) modules:
 - 3-wire SPI (supports all 4 modes)
 - I²C[™] Master and Slave modes with address mask


- Two Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) modules:
 - Supports RS-485, RS-232 and LIN
 - RS-232 operation using internal oscillator
 - Auto-Wake-up on Break
 - Auto-Baud Detect

	-	gram nory	Data M	lemory		S ⁽²⁾		(ə	e)	MS	SP		or				r	er.
Device	Flash (Bytes)	# Single-Word Instructions	SRAM (Bytes)	EEPROM (Bytes)	(₁)0/I	10-bit A/D Channels ⁽²⁾	ССР	ECCP (Full-Bridge)	ECCP (Half-Bridge)	IdS	I ² C™	EUSART	Comparator	CTMU	BOR/LVD	SR Latch	8-bit Timer	16-bit Timer
PIC18(L)F23K22	8K	4096	512	256	25	19	2	1	2	2	2	2	2	Y	Y	Y	3	4
PIC18(L)F24K22	16K	8192	768	256	25	19	2	1	2	2	2	2	2	Y	Y	Y	3	4
PIC18(L)F25K22	32K	16384	1536	256	25	19	2	1	2	2	2	2	2	Y	Y	Y	3	4
PIC18(L)F26K22	64k	32768	3896	1024	25	19	2	1	2	2	2	2	2	Y	Y	Y	3	4
PIC18(L)F43K22	8K	4096	512	256	36	30	2	2	1	2	2	2	2	Y	Y	Y	3	4
PIC18(L)F44K22	16K	8192	768	256	36	30	2	2	1	2	2	2	2	Y	Y	Y	3	4
PIC18(L)F45K22	32K	16384	1536	256	36	30	2	2	1	2	2	2	2	Y	Y	Y	3	4
PIC18(L)F46K22	64k	32768	3896	1024	36	30	2	2	1	2	2	2	2	Y	Y	Y	3	4

Note 1: One pin is input only.

2: Channel count includes internal FVR and DAC channels.

Pin Diagrams



Pin Diagrams

40-pin PDIP				
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	PIC18(L)F4XK22	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	

Pin Diagrams (Cont.'d)




TABLE 1: PIC18(L)F2XK22 PIN SUMMARY

VD A VD VD </th <th>dn-lind</th> <th>Basic</th>	dn-lind	Basic
3 28 RA1 AN1 C12IN1- Image: C2IN+ VREF-/ DACOUT Image: C2IN+ VREF-/ DACOUT Image: C2IN+ Image: C2IN+ VREF-/ DACOUT Image: C2IN+		
4 1 RA2 AN2 C2IN+ VREF-/ DACOUT Image: Constraint of the system of the syste		
5 2 RA3 AN3 C1IN+ VREF+ A A A 6 3 RA4 C1OUT SRQ CCP5 TOCKI TOCKI 7 4 RA5 AN4 C2OUT SRQ CCP5 TOCKI TOCKI 7 4 RA5 AN4 C2OUT SRNQ HLVDIN SST TOCKI TOCKI 10 7 RA6		
6 3 RA4 C10UT SRQ CCP5 10 T0CKI 7 4 RA5 AN4 C2OUT SRNQ HLVDIN SS1 10 10 7 RA6 1 1 SRNQ HLVDIN 1 SS1 1 9 6 RA7 1 1 SRI CCP4 1		
7 4 RA5 AN4 C2OUT SRNQ HLVDIN $\overline{SS1}$ $\overline{SS1}$ $\overline{SS1}$ 10 7 RA6		
10 7 RA6 Image: second		
1 <td></td> <td></td>		
21 18 RB0 AN12 SRI CCP4 FLT0 SS2 INT 22 19 RB1 AN10 C12IN3- SRI P1C SCK2/ SCL2 INT 23 20 RB2 AN8 CTED1 P1B SDI2/ SDA SDI2/ SDA INT 24 21 RB3 AN9 C12IN2- C12IN2- CTED2 CCP2/ P2A(1) SDO2 INT 25 22 RB4 AN11 C P1D T5G IOO 26 23 RB5 AN13 Image: Anstructure and the producture and the prod		OSC2/ CLKO
12 13 $RB1$ $AN10$ $C12IN3$ - $CTED1$ $C1$ $P1C$ $SCK2/SCL2$ $SCK2/SCL2$ INT 23 20 $RB2$ $AN8$ $CTED1$ $CTED1$ $P1B$ $SD12/SDA$ INT 24 21 $RB3$ $AN9$ $C12IN2$ - $CTED2$ $CCP2/P2A(1)$ $SD02$ IOC IOC 25 22 $RB4$ $AN11$ $CCED2$ $P1D$ $SD02$ $IT5G$ IOC 26 23 $RB5$ $AN13$ ICC $ICCP2/P2A(1)$ $P1D$ $ICCP3/P2A(1)$ IOC $IT5G$ IOC 26 22 $RB4$ $AN11$ $ICCP3/P3P3A(3)$ $ICP2P3P3A(3)$ $ICP2P3P3A(3)$ $ICP3P3A(3)$		OSC1/ CLKI
Image: Constraint of the state of	0 Y	
Image: Norm of the sector	1 Y	
25 22 $RB4$ AN11 (26) $P1D$ $P1D$ (26) $P1D$	2 Y	
26 23 RB5 AN13 Image: Constraint of the system of t	Y	
27 24 RB6 Image: constraint of the system of the sys	C Y	
28 25 RB7 Image: Constraint of the state of th	C Y	
118RC0SOSCO/ T1CKI T3G129RC1CCP2/ P2A(1)SOSCI	C Y	PGC
Image: 10 minipage Image: 10 minipage Image: 10 minipage Image: 10 minipage 12 9 RC1 Image: 10 minipage Image: 10 minipage 12 9 RC1 Image: 10 minipage Image: 10 minipage	Y C	PGD
13 10 RC2 AN14 CTPLS CCP1/ P1A T5CKI		
14 11 RC3 AN15 SCK1/ SCL1		
15 12 RC4 AN16 SDI1/ SDA1		
16 13 RC5 AN17 . SD01 .		
17 14 RC6 AN18 CCP3/ P3A ⁽⁴⁾ TX1/CK1		
18 15 RC7 AN19 P3B RX1/DT1		
1 26 RE3		MCLR/ VPP
8 5 6		Vss
19 16		Vss
20 17		Vdd

 Note
 1:
 CCP2/P2A multiplexed in fuses.

 2:
 T3CKI multiplexed in fuses.
 3:

 3:
 P2B multiplexed in fuses.
 4:

 4:
 CCP3/P3A multiplexed in fuses.

TAB	LE 2:	F	PIC18(L))F4XK	22 PIN S	UMMA	RY								
40-PDIP	44-TQFP	44-QFN	0/1	Analog	Comparator	СТМИ	SR Latch	Reference	(E)CCP	EUSART	dssm	Timers	Interrupts	dn-llud	Basic
2	19	19	RA0	AN0	C12IN0-										
3	20	20	RA1	AN1	C12IN1-										
4	21	21	RA2	AN2	C2IN+			VREF- DACOUT							
5	22	22	RA3	AN3	C1IN+			VREF+							
6	23	23	RA4		C1OUT		SRQ					TOCKI			
7	24	24	RA5	AN4	C2OUT		SRNQ	HLVDIN			SS1				
14	31	33	RA6												OSC2/ CLKO
13	30	32	RA7												OSC1/ CLKI
33	8	9	RB0	AN12			SRI		FLT0				INT0	Y	
34	9	10	RB1	AN10	C12IN3-								INT1	Y	
35	10	11	RB2	AN8	040110	CTED1			00001				INT2	Y	
36	11	12	RB3	AN9	C12IN2-	CTED2			CCP2/ P2A ⁽¹⁾					Y	
37	14	14	RB4	AN11								T5G	IOC	Y	
38	15	15	RB5	AN13					CCP3/ P3A ⁽⁴⁾			T1G T3CKI ⁽²⁾	IOC	Y	
39	16	16	RB6										IOC	Y	PGC
40	17	17	RB7						P2B ⁽⁵⁾			00000/	IOC	Y	PGD
15	32	34	RC0									SOSCO/ T1CKI T3CKI ⁽²⁾ T3G			
16	35	35	RC1						CCP2 ⁽¹⁾ P2A			SOSCI			
17	36	36	RC2	AN14		CTPLS			CCP1/ P1A			T5CKI			
18	37	37	RC3	AN15							SCK1/ SCL1				
23	42	42	RC4	AN16							SDI1/ SDA1				
24	43	43	RC5	AN17							SDO1				
25	44	44	RC6	AN18						TX1/ CK1					
26	1	1	RC7	AN19						RX1/ DT1					
19	38	38	RD0	AN20							SCK2/ SCL2				
20	39	39	RD1	AN21					CCP4		SDI2/ SDA2				
21	40	40	RD2	AN22					P2B ⁽⁵⁾						
22	41	41	RD3	AN23					P2C		SS2				
27	2	2	RD4	AN24					P2D		SD02				
28	3	3	RD5	AN25					P1B						
29	4	4	RD6	AN26					P1C	TX2 CK2					
30	5	5	RD7	AN27					P1D	RX2/ DT2					
8	25	25	RE0	AN5					CCP3/ P3A ⁽⁴⁾						
Nata	4. 0	000 mu	tiplexed in	f											

TABLE 2. PIC18(I)F4YK22 PIN SUMMARY

 Note
 1: CCP2 multiplexed in fuses.

 2: T3CKI multiplexed in fuses.

 3: Pins are enabled on -ICE derivative only, otherwise they are No Connects.

 4: CCP3/P3A multiplexed in fuses.

 5: P2B multiplexed in fuses.

TABLE 2: PIC18(L)F4XK22 PIN SUMMARY (CONTINUED)

						-	•		,						
40-PDIP	44-TQFP	44-QFN	0/1	Analog	Comparator	стми	SR Latch	Reference	(E)CCP	EUSART	MSSP	Timers	Interrupts	Pull-up	Basic
9	26	26	RE1	AN6					P3B						
10	27	27	RE2	AN7					CCP5						
1	18	18	RE3											Y	MCLR/ VPP
11	7	7,8													VDD
32	28	28, 29													VDD
12	6	6													Vss
31	29	30, 31													Vss
_	12 ⁽³⁾														
—	13 ⁽³⁾														
—	33 ⁽³⁾	_													
_	34	13	NC												

Note 1: CCP2 multiplexed in fuses.

Constant in the set of the set

5: P2B multiplexed in fuses.

Table of Contents

1.0	Device Overview	. 13
2.0	Oscillator Module (With Fail-Safe Clock Monitor)	
3.0	Power-Managed Modes	
4.0	Reset	
5.0	Memory Organization	. 69
6.0	Flash Program Memory	. 95
7.0	Data EEPROM Memory	
8.0	8 x 8 Hardware Multiplier	
9.0	Interrupts	113
10.0	I/O Ports	133
11.0	Timer0 Module	157
12.0	Timer1/3/5 Module with Gate Control	161
13.0	Timer2/4/6 Module	
14.0	Capture/Compare/PWM Modules	177
15.0	Master Synchronous Serial Port (MSSP1 and MSSP2) Module	207
16.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	
17.0	Analog-to-Digital Converter (ADC) Module	
18.0	Comparator Module	305
19.0	Charge Time Measurement Unit (CTMU)	317
	SR Latch	
21.0	Fixed Voltage Reference (FVR)	337
22.0	Digital-to-Analog Converter (DAC)	339
23.0	High/Low-Voltage Detect (HLVD)	343
24.0	Special Features of the CPU	349
25.0	Instruction Set Summary	367
26.0	Development Support	417
27.0	Electrical Characteristics	421
	DC and AC Characteristics Graphs and Tables	
29.0	Packaging Information	463
Appe	ndix A: Revision History	477
Appe	ndix B: Device Differences	478
Index	·	479
The M	/icrochip Web Site	489
Custo	omer Change Notification Service	489
Custo	omer Support	489
Read	er Response	490
Produ	uct Identification System	491

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

This document contains device specific information for the following devices:

- PIC18F23K22
 PIC18LF23K22
- PIC18F24K22 PIC18LF24K22
- PIC18F25K22 PIC18LF25K22
- PIC18F26K22 PIC18LF26K22
- PIC18F43K22 PIC18LF43K22
- PIC18F44K22 PIC18LF44K22
- PIC18F45K22 PIC18LF45K22
- PIC18F46K22 PIC18LF46K22

This family offers the advantages of all PIC18 microcontrollers – namely, high computational performance at an economical price – with the addition of high-endurance, Flash program memory. On top of these features, the PIC18(L)F2X/4XK22 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power sensitive applications.

1.1 New Core Features

1.1.1 nanoWatt TECHNOLOGY

All of the devices in the PIC18(L)F2X/4XK22 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- Alternate Run Modes: By clocking the controller from the Timer1 source or the internal oscillator block, power consumption during code execution can be reduced by as much as 90%.
- **Multiple Idle Modes:** The controller can also run with its CPU core disabled but the peripherals still active. In these states, power consumption can be reduced even further, to as little as 4% of normal operation requirements.
- On-the-fly Mode Switching: The powermanaged modes are invoked by user code during operation, allowing the user to incorporate powersaving ideas into their application's software design.
- Low Consumption in Key Modules: The power requirements for both Timer1 and the Watchdog Timer are minimized. See Section 27.0 "Electrical Characteristics" for values.

1.1.2 MULTIPLE OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18(L)F2X/4XK22 family offer ten different oscillator options, allowing users a wide range of choices in developing application hardware. These include:

- Four Crystal modes, using crystals or ceramic resonators
- Two External Clock modes, offering the option of using two pins (oscillator input and a divide-by-4 clock output) or one pin (oscillator input, with the second pin reassigned as general I/O)
- Two External RC Oscillator modes with the same pin options as the External Clock modes
- An internal oscillator block which contains a 16 MHz HFINTOSC oscillator and a 31 kHz LFINTOSC oscillator, which together provide 8 user selectable clock frequencies, from 31 kHz to 16 MHz. This option frees the two oscillator pins for use as additional general purpose I/O.
- A Phase Lock Loop (PLL) frequency multiplier, available to both external and internal oscillator modes, which allows clock speeds of up to 64 MHz. Used with the internal oscillator, the PLL gives users a complete selection of clock speeds, from 31 kHz to 64 MHz – all without using an external crystal or clock circuit.

Besides its availability as a clock source, the internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the LFINTOSC. If a clock failure occurs, the controller is switched to the internal oscillator block, allowing for continued operation or a safe application shutdown.
- **Two-Speed Start-up:** This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available.

1.2 Other Special Features

- Memory Endurance: The Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles – up to 10K for program memory and 100K for EEPROM. Data retention without refresh is conservatively estimated to be greater than 40 years.
- Self-programmability: These devices can write to their own program memory spaces under internal software control. By using a bootloader routine located in the protected Boot Block at the top of program memory, it becomes possible to create an application that can update itself in the field.
- Extended Instruction Set: The PIC18(L)F2X/ 4XK22 family introduces an optional extension to the PIC18 instruction set, which adds 8 new instructions and an Indexed Addressing mode. This extension, enabled as a device configuration option, has been specifically designed to optimize re-entrant application code originally developed in high-level languages, such as C.
- Enhanced CCP module: In PWM mode, this module provides 1, 2 or 4 modulated outputs for controlling half-bridge and full-bridge drivers. Other features include:
 - Auto-Shutdown, for disabling PWM outputs on interrupt or other select conditions
 - Auto-Restart, to reactivate outputs once the condition has cleared
 - Output steering to selectively enable one or more of 4 outputs to provide the PWM signal.
- Enhanced Addressable EUSART: This serial communication module is capable of standard RS-232 operation and provides support for the LIN bus protocol. Other enhancements include automatic baud rate detection and a 16-bit Baud Rate Generator for improved resolution. When the microcontroller is using the internal oscillator block, the EUSART provides stable operation for applications that talk to the outside world without using an external crystal (or its accompanying power requirement).
- **10-bit A/D Converter:** This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reduce code overhead.
- Extended Watchdog Timer (WDT): This enhanced version incorporates a 16-bit postscaler, allowing an extended time-out range that is stable across operating voltage and temperature. See Section 27.0 "Electrical Characteristics" for time-out periods.
- Charge Time Measurement Unit (CTMU)
- SR Latch Output:

1.3 Details on Individual Family Members

Devices in the PIC18(L)F2X/4XK22 family are available in 28-pin and 40/44-pin packages. The block diagram for the device family is shown in Figure 1-1.

The devices have the following differences:

- 1. Flash program memory
- 2. Data Memory SRAM
- 3. Data Memory EEPROM
- 4. A/D channels
- 5. I/O ports
- 6. ECCP modules (Full/Half Bridge)
- 7. Input Voltage Range/Power Consumption


All other features for devices in this family are identical. These are summarized in Table 1-1.

The pinouts for all devices are listed in the pin summary tables: Table 1 and Table 2, and I/O description tables: Table 1-2 and Table 1-3.

Features	PIC18F23K22 PIC18LF23K22	PIC18F24K22 PIC18LF24K22	PIC18F25K22 PIC18LF25K22	PIC18F26K22 PIC18LF26K22	PIC18F43K22 PIC18LF43K22	PIC18F44K22 PIC18LF44K22	PIC18F45K22 PIC18LF45K22	PIC18F46K22 PIC18LF46K22
Program Memory (Bytes)	8192	16384	32768	65536	8192	16384	32768	65536
Program Memory (Instructions)	4096	8192	16384	32768	4096	8192	16384	32768
Data Memory (Bytes)	512	768	1536	3896	512	768	1536	3896
Data EEPROM Memory (Bytes)	256	256	256	1024	256	256	256	1024
I/O Ports	A, B, C, E ⁽¹⁾	A, B, C, E ⁽¹⁾	A, B, C, E ⁽¹⁾	A, B, C, E ⁽¹⁾	A, B, C, D, E	A, B, C, D, E	A, B, C, D, E	A, B, C, D, E
Capture/Compare/PWM Mod- ules (CCP)	2	2	2	2	2	2	2	2
Enhanced CCP Modules (ECCP) - Half Bridge	2	2	2	2	-	-	Ł	F
Enhanced CCP Modules (ECCP) - Full Bridge	~	~	~		2	2	2	2
10-bit Analog-to-Digital Module (ADC)	2 internal 17 input	2 internal 17 input	2 internal 17 input	2 internal 17 input	2 intemal 28 input	2 internal 28 input	2 internal 28 input	2 internal 28 input
Packages	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin QFN 28-pin UQFN	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin QFN 28-pin UQFN	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin QFN	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin QFN	40-pin PDIP 44-pin QFN 44-pin TQFP	40-pin PDIP 44-pin QFN 44-pin TQFP	40-pin PDIP 44-pin QFN 44-pin TQFP	40-pin PDIP 44-pin QFN 44-pin TQFP
Interrupt Sources				e	33			
Timers (16-bit)				7	4			
Serial Communications				2 M 2 EU	2 MSSP, 2 EUSART			
SR Latch				Ж	Yes			
Charge Time Measurement Unit Module (CTMU)				X	Yes			
Programmable High/Low-Voltage Detect (HLVD)				У.	Yes			
Programmable Brown-out Reset (BOR)				X	Yes			
Resets (and Delays)				POR, RESET Ir Stack C Stack U PWRT MCLR	POR, BOR, RESET Instruction, Stack Overflow, Stack Underflow (PWRT, OST), MCLR, WDT			
Instruction Set			3	75 Instr 33 with Extended Ins	75 Instructions; 83 with Extended Instruction Set enabled			
Operating Frequency				DC - 6	DC - 64 MHz			
Note 1: PORTE contains th	PORTE contains the single RE3 read-only bit.	-only bit.						

TABLE 1-1: DEVICE FEATURES

PIC18(L)F2X/4XK22



Preliminary

Pin Number PDIP, OEN					
PDIP, SOIC	QFN	Pin Name	Pin Type	Buffer Type	Description
2	27	RA0/C12IN0-/AN0			
		RA0	I/O	TTL	Digital I/O.
		C12IN0-	I	Analog	Comparators C1 and C2 inverting input.
		ANO	I	Analog	Analog input 0.
3	28	RA1/C12IN1-/AN1			
		RA1	I/O	TTL	Digital I/O.
		C12IN1-	1	Analog	Comparators C1 and C2 inverting input.
		AN1	Ι	Analog	Analog input 1.
4	1	RA2/C2IN+/AN2/DACOUT/VREF-			
		RA2	I/O	TTL	Digital I/O.
		C2IN+	I	Analog	Comparator C2 non-inverting input.
		AN2	I	Analog	Analog input 2.
		DACOUT	0	Analog	DAC Reference output.
		VREF-	I	Analog	A/D reference voltage (low) input
5	2	RA3/C1IN+/AN3/VREF+	1		
		RA3	I/O	TTL	Digital I/O.
		C1IN+	I	Analog	Comparator C1 non-inverting input.
		AN3	I	Analog	Analog input 3.
		VREF+	I	Analog	A/D reference voltage (high) input.
6	3	RA4/CCP5/C1OUT/SRQ/T0CKI	l	-	
		RA4	I/O	TTL	Digital I/O.
		CCP5	I/O	ST	Capture 5 input/Compare 5 output/PWM 5 output.
		C1OUT	0	CMOS	Comparator C1 output.
		SRQ	0	TTL	SR Latch Q output.
		ТОСКІ	I	ST	Timer0 external clock input.
7	4	RA5/C2OUT/SRNQ/SS1/HLVDIN/AN4		1	
		RA5	I/O	TTL	Digital I/O.
		C2OUT	0	CMOS	Comparator C2 output.
		SRNQ	0	TTL	SR Latch \overline{Q} output.
		SS1	I	TTL	SPI slave select input (MSSP1).
		HLVDIN	I	Analog	High/Low-Voltage Detect input.
		AN4		Analog	Analog input 4.
10	7	RA6/CLKO/OSC2		5	
-		RA6	I/O	TTL	Digital I/O.
		СЬКО	0		In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
		OSC2	0		Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.

TABLE 1-2:	PIC18(L)F2XK22 PINOUT I/O DESCRIPTIONS

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I = Input; O = Output; P = Power.

Note 1: Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

Pin Number			Pin	_	
PDIP, SOIC	QFN	Pin Name	Pin Type	Buffer Type	Description
9	6	RA7/CLKI/OSC1			
		RA7	I/O	TTL	Digital I/O.
		CLKI	I	CMOS	External clock source input. Always associated with pin function OSC1.
		OSC1	I	ST	Oscillator crystal input or external clock source input ST buffer when configured in RC mode; CMOS otherwise.
21	18	RB0/INT0/CCP4/FLT0/SRI/SS2/AN12			
		RB0	I/O	TTL	Digital I/O.
		INTO	Ι	ST	External interrupt 0.
		CCP4	I/O	ST	Capture 4 input/Compare 4 output/PWM 4 output.
		FLT0	I	ST	PWM Fault input for ECCP Auto-Shutdown.
		SRI	I	ST	SR Latch input.
		SS2	I	TTL	SPI slave select input (MSSP2).
		AN12	I	Analog	Analog input 12.
22	19	RB1/INT1/P1C/SCK2/SCL2/C12IN3-/AM	N10		
		RB1	I/O	TTL	Digital I/O.
		INT1	Ι	ST	External interrupt 1.
		P1C	0	CMOS	Enhanced CCP1 PWM output.
		SCK2	I/O	ST	Synchronous serial clock input/output for SPI mode (MSSP2).
		SCL2	I/O	ST	Synchronous serial clock input/output for I^2C^{TM} mode (MSSP2).
		C12IN3-	I	Analog	Comparators C1 and C2 inverting input.
		AN10	I	Analog	Analog input 10.
23	20	RB2/INT2/CTED1/P1B/SDI2/SDA2/AN8	3		
		RB2	I/O	TTL	Digital I/O.
		INT2	I	ST	External interrupt 2.
		CTED1	Ι	ST	CTMU Edge 1 input.
		P1B	0	CMOS	Enhanced CCP1 PWM output.
		SDI2	Ι	ST	SPI data in (MSSP2).
		SDA2	I/O	ST	I ² C™ data I/O (MSSP2).
		AN8	I	Analog	Analog input 8.
24	21	RB3/CTED2/P2A/CCP2/SDO2/C12IN2-	/AN9		
		RB3	I/O	TTL	Digital I/O.
		CTED2	I	ST	CTMU Edge 2 input.
		P2A	0	CMOS	Enhanced CCP2 PWM output.
		CCP2 ⁽²⁾	I/O	ST	Capture 2 input/Compare 2 output/PWM 2 output.
		SDO2	0	—	SPI data out (MSSP2).
		C12IN2-	I	Analog	Comparators C1 and C2 inverting input.
		AN9		Analog	Analog input 9.

TABLE 1-2: PIC18(L)F2XK22 PINOUT I/O DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I = Input; O = Output; P = Power.

Note 1: Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

Pin Nu	ımber		Pin Type	Duffer	
PDIP, SOIC	QFN	Pin Name	Pin Type	Buffer Type	Description
25	22	RB4/IOC0/P1D/T5G/AN11			
		RB4	I/O	TTL	Digital I/O.
		IOC0	I	TTL	Interrupt-on-change pin.
		P1D	0	CMOS	Enhanced CCP1 PWM output.
		T5G	Ι	ST	Timer5 external clock gate input.
		AN11	Ι	Analog	Analog input 11.
26	23	RB5/IOC1/P2B/P3A/CCP3/T3CKI/T1G/	AN13		
		RB5	I/O	TTL	Digital I/O.
		IOC1	Ι	TTL	Interrupt-on-change pin.
		P2B ⁽¹⁾	0	CMOS	Enhanced CCP2 PWM output.
		P3A ⁽¹⁾	0	CMOS	Enhanced CCP3 PWM output.
		CCP3 ⁽¹⁾	I/O	ST	Capture 3 input/Compare 3 output/PWM 3 output.
		ТЗСКІ ⁽²⁾	I	ST	Timer3 clock input.
		T1G	I	ST	Timer1 external clock gate input.
		AN13	I	Analog	Analog input 13.
27	24	RB6/IOC2/TX2/CK2/PGC	1	-	
		RB6	I/O	TTL	Digital I/O.
		IOC2	I	TTL	Interrupt-on-change pin.
		TX2	0	_	EUSART 2 asynchronous transmit.
		CK2	I/O	ST	EUSART 2 synchronous clock (see related RXx/DTx)
		PGC	I/O	ST	In-Circuit Debugger and ICSP™ programming clock pin.
28	25	RB7/IOC3/RX2/DT2/PGD	1		
		RB7	I/O	TTL	Digital I/O.
		IOC3	I	TTL	Interrupt-on-change pin.
		RX2	I	ST	EUSART 2 asynchronous receive.
		DT2	I/O	ST	EUSART 2 synchronous data (see related TXx/CKx).
		PGD	I/O	ST	In-Circuit Debugger and ICSP™ programming data pin.
11	8	RC0/P2B/T3CKI/T3G/T1CKI/SOSCO			
		RC0	I/O	TTL	Digital I/O.
		P2B ⁽²⁾	0	CMOS	Enhanced CCP1 PWM output.
		ТЗСКІ ⁽¹⁾	I	ST	Timer3 clock input.
		T3G	I	ST	Timer3 external clock gate input.
		T1CKI	I	ST	Timer1 clock input.
				_	Secondary oscillator output.
		SOSCO	0		
12	9	SOSCO RC1/P2A/CCP2/SOSCI	0		
12	9	RC1/P2A/CCP2/SOSCI	0 I/O	TTL	
12	9	RC1/P2A/CCP2/SOSCI RC1	[TTL CMOS	Digital I/O.
12	9	RC1/P2A/CCP2/SOSCI	I/O	TTL CMOS ST	

TABLE 1-2: PIC18(L)F2XK22 PINOUT I/O DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I = Input; O = Output; P = Power.

Note 1: Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

Pin Number			D ¹	Duffer	Description				
PDIP, SOIC	QFN	Pin Name	Pin Type	Buffer Type	Description				
13	10	RC2/CTPLS/P1A/CCP1/T5CKI/AN14							
		RC2	I/O	TTL	Digital I/O.				
		CTPLS	0	_	CTMU pulse generator output.				
		P1A	0	CMOS	Enhanced CCP1 PWM output.				
		CCP1	I/O	ST	Capture 1 input/Compare 1 output/PWM 1 output.				
		T5CKI	I	ST	Timer5 clock input.				
		AN14	I	Analog	Analog input 14.				
14	11	RC3/SCK1/SCL1/AN15							
		RC3	I/O	TTL	Digital I/O.				
		SCK1	I/O	ST	Synchronous serial clock input/output for SPI mode (MSSP2).				
		SCL1	I/O	ST	Synchronous serial clock input/output for I ² C™ mode (MSSP2).				
		AN15	I	Analog	Analog input 15.				
15	12	RC4/SDI1/SDA1/AN16		•					
		RC4	I/O	TTL	Digital I/O.				
		SDI1	Т	ST	SPI data in (MSSP1).				
		SDA1	I/O	ST	I ² C™ data I/O (MSSP1).				
		AN16	Т	Analog	Analog input 16.				
16	13	RC5/SDO1/AN17							
		RC5	I/O	TTL	Digital I/O.				
		SDO1	0	_	SPI data out (MSSP1).				
		AN17	Т	Analog	Analog input 17.				
17	14	RC6/P3A/CCP3/TX1/CK1/AN18		•					
		RC6	I/O	TTL	Digital I/O.				
		P3A ⁽²⁾	0	CMOS	Enhanced CCP3 PWM output.				
		CCP3 ⁽²⁾	I/O	ST	Capture 3 input/Compare 3 output/PWM 3 output.				
		TX1	0	_	EUSART 1 asynchronous transmit.				
		CK1	I/O	ST	EUSART 1 synchronous clock (see related RXx/DTx				
		AN18	I	Analog	Analog input 18.				
18	15	RC7/P3B/RX1/DT1/AN19	1						
		RC7	I/O	TTL	Digital I/O.				
		P3B	0	CMOS	Enhanced CCP3 PWM output.				
		RX1	I	ST	EUSART 1 asynchronous receive.				
		DT1	I/O	ST	EUSART 1 synchronous data (see related TXx/CKx).				
		AN19	Т	Analog	Analog input 19.				
	26	RE3/VPP/MCLR	•						
1		DEA		ST	Digital input.				
1		RE3		51	Digital input.				
1		RE3 VPP	P	51	Programming voltage input.				

TABLE 1-2: PIC18(L)F2XK22 PINOUT I/O DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I = Input; O = Output; P = Power.

Note 1: Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

Pin Nu	ımber		Pin	Buffer	
PDIP, SOIC	QFN	Pin Name	Туре	Туре	Description
20	17	Vdd	Р	-	Positive supply for logic and I/O pins.
8, 19	5, 16	Vss	Р		Ground reference for logic and I/O pins.

TABLE 1-2: PIC18(L)F2XK22 PINOUT I/O DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I = Input; O = Output; P = Power.

Note 1: Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

2: Alternate pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are clear.

TABLE 1-3:	PIC ²	I8(L)F4XK22 PINOUT I/O DE	ESCRIP	TIONS	-

Pin Number		er	Din Nome	Pin	Buffer	Description		
PDIP	TQFP	QFN	Pin Name	Туре	Туре	Description		
2	19	19	RA0/C12IN0-/AN0					
			RA0	I/O	TTL	Digital I/O.		
			C12IN0-	I	I Analog Comparators C1 and C2 inverting input.			
			ANO	I	Analog	Analog input 0.		
3	20	20	RA1/C12IN1-/AN1					
			RA1	I/O	TTL	Digital I/O.		
			C12IN1-	I	Analog	Comparators C1 and C2 inverting input.		
			AN1	I	Analog	Analog input 1.		
4	21	21	RA2/C2IN+/AN2/DACOUT/VREF-					
			RA2	I/O	TTL	Digital I/O.		
			C2IN+	I	Analog	Comparator C2 non-inverting input.		
			AN2	I	Analog	Analog input 2.		
			DACOUT	0	Analog	DAC Reference output.		
			VREF-	Ι	Analog	A/D reference voltage (low) input.		
5	22	22	RA3/C1IN+/AN3/VREF+					
			RA3	I/O	TTL	Digital I/O.		
			C1IN+	I	Analog	Comparator C1 non-inverting input.		
			AN3	I	Analog	Analog input 3.		
			VREF+	Ι	Analog	A/D reference voltage (high) input.		
6	23	23	RA4/C1OUT/SRQ/T0CKI					
			RA4	I/O	TTL	Digital I/O.		
			C1OUT	0	CMOS	Comparator C1 output.		
			SRQ	0	TTL	SR Latch Q output.		
			тоскі	Ι	ST	Timer0 external clock input.		

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I = Input; O = Output; P = Power.

Note 1: Default pin assignment for P2B, T3CKI, CCP3/P3A and CCP2/P2A when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

TABLE 1-3: PIC18(L)F4XK22 PINOUT I/O DESCRIPTIONS (CONTINUED)

Р	in Numb	ber		Pin	Buffer			
PDIP	TQFP	QFN	Pin Name	Туре Туре		Description		
7	24	24	RA5/C2OUT/SRNQ/SS1/HLVDIN/A	N4		1		
			RA5	I/O	TTL	Digital I/O.		
			C2OUT	0	CMOS	Comparator C2 output.		
			SRNQ	0	TTL	SR Latch Q output.		
			SS1	I	TTL	SPI slave select input (MSSP1).		
			HLVDIN	I	Analog	High/Low-Voltage Detect input.		
			AN4	I	Analog	Analog input 4.		
14	31	33	RA6/CLKO/OSC2		•			
			RA6	I/O	TTL	Digital I/O.		
			CLKO	0	_	In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.		
			OSC2	0	—	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.		
13	30	32	RA7/CLKI/OSC1		•			
			RA7	I/O	TTL	Digital I/O.		
			CLKI	I	CMOS	External clock source input. Always associated with pin function OSC1.		
			OSC1	I	ST	Oscillator crystal input or external clock source input ST buffer when configured in RC mode; CMOS otherwise.		
33	8	9	RB0/INT0/FLT0/SRI/AN12		•			
			RB0	I/O	TTL	Digital I/O.		
			INTO	I	ST	External interrupt 0.		
			FLT0	I	ST	PWM Fault input for ECCP Auto-Shutdown.		
			SRI	I	ST	SR Latch input.		
			AN12	I	Analog	Analog input 12.		
34	9	10	RB1/INT1/C12IN3-/AN10		•			
			RB1	I/O	TTL	Digital I/O.		
			INT1	I	ST	External interrupt 1.		
			C12IN3-	I	Analog	Comparators C1 and C2 inverting input.		
			AN10	I	Analog	Analog input 10.		
35	10	11	RB2/INT2/CTED1/AN8		•			
			RB2	I/O	TTL	Digital I/O.		
			INT2	I	ST	External interrupt 2.		
			CTED1	I	ST	CTMU Edge 1 input.		
			AN8	I	Analog	Analog input 8.		
36	11	12	RB3/CTED2/P2A/CCP2/C12IN2-/A	N9	•			
			RB3	I/O	TTL	Digital I/O.		
			CTED2	I	ST	CTMU Edge 2 input.		
			P2A ⁽²⁾	Ο	CMOS	Enhanced CCP2 PWM output.		
			CCP2 ⁽²⁾	I/O	ST	Capture 2 input/Compare 2 output/PWM 2 output.		
			C12IN2-	I	Analog	Comparators C1 and C2 inverting input.		
			AN9	I	Analog	Analog input 9.		
Legen			and attitute instant OMOOOMOO			tout: ST = Schmitt Trigger input with CMOS levels:		

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I = Input; O = Output; P = Power.

Note 1: Default pin assignment for P2B, T3CKI, CCP3/P3A and CCP2/P2A when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

Р	in Numb	ber		Pin	Buffer	Dece 1.4		
PDIP	TQFP	QFN	Pin Name	Туре	Туре	Description		
37	14	14	RB4/IOC0/T5G/AN11			<u> </u>		
			RB4	I/O	TTL	Digital I/O.		
			IOC0	I	TTL	Interrupt-on-change pin.		
			T5G	I	ST	Timer5 external clock gate input.		
			AN11	I	Analog	Analog input 11.		
38	15	15	RB5/IOC1/P3A/CCP3/T3CKI/T1G/	AN13				
			RB5	I/O	TTL	Digital I/O.		
			IOC1	I	TTL	Interrupt-on-change pin.		
			P3A ⁽¹⁾	0	CMOS	Enhanced CCP3 PWM output.		
			CCP3 ⁽¹⁾	I/O	ST	Capture 3 input/Compare 3 output/PWM 3 output		
			T3CKI ⁽²⁾	I	ST	Timer3 clock input.		
			T1G	I	ST	Timer1 external clock gate input.		
			AN13	I	Analog	Analog input 13.		
39	16	16	RB6/IOC2/PGC	L	, v	5 1		
			RB6	I/O	TTL	Digital I/O.		
			IOC2	I	TTL	Interrupt-on-change pin.		
			PGC	I/O	ST	In-Circuit Debugger and ICSP™ programming clock pin.		
40	17	17	RB7/IOC3/PGD	L				
			RB7	I/O	TTL	Digital I/O.		
			IOC3	I	TTL	Interrupt-on-change pin.		
			PGD	I/O	ST	In-Circuit Debugger and ICSP™ programming data pin.		
15	32	34	RC0/P2B/T3CKI/T3G/T1CKI/SOSC	0				
			RC0	I/O	TTL	Digital I/O.		
			P2B ⁽²⁾	0	CMOS	Enhanced CCP1 PWM output.		
			T3CKI ⁽¹⁾	I	ST	Timer3 clock input.		
			T3G	I	ST	Timer3 external clock gate input		
			T1CKI	I	ST	Timer1 clock input.		
			SOSCO	0	_	Secondary oscillator output.		
16	35	35	RC1/P2A/CCP2/SOSCI					
			RC1	I/O	TTL	Digital I/O.		
			P2A ⁽¹⁾	0	CMOS	Enhanced CCP2 PWM output.		
			CCP2 ⁽¹⁾	I/O	ST	Capture 2 input/Compare 2 output/PWM 2 output		
			SOSCI	I	Analog	Secondary oscillator input.		
17	36	36	RC2/CTPLS/P1A/CCP1/T5CKI/AN	14				
			RC2	I/O	TTL	Digital I/O.		
			CTPLS	0	_	CTMU pulse generator output.		
			P1A	0	CMOS	Enhanced CCP1 PWM output.		
			CCP1	I/O	ST	Capture 1 input/Compare 1 output/PWM 1 output		
			T5CKI		ST	Timer5 clock input.		
Legen	d∙ TTI	= TTL o	AN14	l Inatible in	Analog	Analog input 14. tput; ST = Schmitt Trigger input with CMOS		

TABLE 1-3: PIC18(L)F4XK22 PINOUT I/O DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I = Input; O = Output; P = Power.

Note 1: Default pin assignment for P2B, T3CKI, CCP3/P3A and CCP2/P2A when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

Р	in Numb	ber		Pin	Buffer			
PDIP	TQFP	QFN	Pin Name	Туре	Туре	Description		
18	37	37	RC3/SCK1/SCL1/AN15			1		
			RC3	I/O	TTL	Digital I/O.		
			SCK1	I/O	ST	Synchronous serial clock input/output for SPI mode (MSSP2).		
			SCL1	I/O	ST	Synchronous serial clock input/output for I ² C™ mode (MSSP2).		
			AN15	I	Analog	Analog input 15.		
23	42	42	RC4/SDI1/SDA1/AN16					
			RC4	I/O	TTL	Digital I/O.		
			SDI1	I	ST	SPI data in (MSSP1).		
			SDA1	I/O	ST	I ² C™ data I/O (MSSP1).		
			AN16	I	Analog	Analog input 16.		
24	43	43	RC5/SDO1/AN17					
			RC5	I/O	TTL	Digital I/O.		
			SDO1	0	_	SPI data out (MSSP1).		
			AN17	I	Analog			
25	44	44	RC6/TX1/CK1/AN18					
			RC6	I/O	TTL	Digital I/O.		
			TX1	0	_	EUSART 1 asynchronous transmit.		
			CK1	I/O	ST	EUSART 1 synchronous clock (see related RXx/ DTx).		
			AN18	I	Analog	Analog input 18.		
26	1	1	RC7/RX1/DT1/AN19					
			RC7	I/O	TTL	Digital I/O.		
			RX1	I	ST	EUSART 1 asynchronous receive.		
			DT1	I/O	ST	EUSART 1 synchronous data (see related TXx/ CKx).		
			AN19	I	Analog	Analog input 19.		
19	38	38	RD0/SCK2/SCL2/AN20					
			RD0	I/O	TTL	Digital I/O.		
			SCK2	I/O	ST	Synchronous serial clock input/output for SPI mode (MSSP2).		
			SCL2	I/O	ST	Synchronous serial clock input/output for I ² C™ mode (MSSP2).		
			AN20	I	Analog	Analog input 20.		
20	39	39	RD1/CCP4/SDI2/SDA2/AN21					
			RD1	I/O	TTL	Digital I/O.		
			CCP4	I/O	ST	Capture 4 input/Compare 4 output/PWM 4 output.		
			SDI2	I	ST	SPI data in (MSSP2).		
			SDA2	I/O	ST	I ² C™ data I/O (MSSP2).		
			AN21	I	Analog	. ,		
	а . тті	- TTL 0				Analog input 21.		

TABLE 1-3: PIC18(L)F4XK22 PINOUT I/O DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I = Input; O = Output; P = Power.

Note 1: Default pin assignment for P2B, T3CKI, CCP3/P3A and CCP2/P2A when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

P	in Numb	ber		Pin		Dece 1.4		
PDIP	TQFP	QFN	Pin Name	Туре	Buffer Type	Description		
21	40	40	RD2/P2B/AN22			<u> </u>		
			RD2	I/O	TTL	Digital I/O		
			P2B ⁽¹⁾	0	CMOS	Enhanced CCP2 PWM output.		
			AN22	1	Analog	Analog input 22.		
22	41	41	RD3/P2C/SS2/AN23			· · · ·		
			RD3	I/O	TTL	Digital I/O.		
			P2C	0	CMOS	Enhanced CCP2 PWM output.		
			SS2	1	TTL	SPI slave select input (MSSP2).		
			AN23	1	Analog	Analog input 23.		
27	2	2	RD4/P2D/SDO2/AN24		<u> </u>			
			RD4	I/O	TTL	Digital I/O.		
			P2D	0	CMOS	Enhanced CCP2 PWM output.		
			SDO2	0	_	SPI data out (MSSP2).		
			AN24	1	Analog	Analog input 24.		
28	3	3	RD5/P1B/AN25		-			
			RD5	I/O	TTL	Digital I/O.		
			P1B	0	CMOS	Enhanced CCP1 PWM output.		
			AN25	I	Analog	Analog input 25.		
29	4	4	RD6/P1C/TX2/CK2/AN26					
			RD6	I/O	TTL	Digital I/O.		
			P1C	0	CMOS	Enhanced CCP1 PWM output.		
			TX2	0	_	EUSART 2 asynchronous transmit.		
			CK2	I/O	ST	EUSART 2 synchronous clock (see related RXx/ DTx).		
			AN26	I	Analog	Analog input 26.		
30	5	5	RD7/P1D/RX2/DT2/AN27	•	•	•		
			RD7	I/O	TTL	Digital I/O.		
			P1D	0	CMOS	Enhanced CCP1 PWM output.		
			RX2	I	ST	EUSART 2 asynchronous receive.		
			DT2	I/O	ST	EUSART 2 synchronous data (see related TXx/ CKx).		
			AN27	I	Analog	Analog input 27.		
8	25	25	RE0/P3A/CCP3/AN5	•	•	•		
			RE0	I/O	TTL	Digital I/O.		
			P3A ⁽²⁾	0	CMOS	Enhanced CCP3 PWM output.		
			CCP3 ⁽²⁾	I/O	ST	Capture 3 input/Compare 3 output/PWM 3 output		
			AN5	I	Analog	Analog input 5.		
9	26	26	RE1/P3B/AN6					
			RE1	I/O	TTL	Digital I/O.		
			P3B	0	CMOS	Enhanced CCP3 PWM output.		
			AN6	I	Analog	Analog input 6.		

TABLE 1-3:	PIC18(L)F4XK22 PINOUT I/O DESCRIPTIONS (CONTINUED))

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I = Input; O = Output; P = Power.

Note 1: Default pin assignment for P2B, T3CKI, CCP3/P3A and CCP2/P2A when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

TABLE 1-3 :	PIC18(L)F4XK22 PINOUT I/O DESCRIPTIONS (CONTINUED)
--------------------	--

Pin Number		ber	Pin Name	Pin	Buffer	Description
PDIP	TQFP	QFN		Туре	Туре	Description
10	27	27	RE2/CCP5/AN7			
			RE2	I/O	TTL	Digital I/O.
			CCP5	I/O	ST	Capture 5 input/Compare 5 output/PWM 5 output
			AN7	I	Analog	Analog input 7.
1	18	18	RE3/Vpp/MCLR			
			RE3	I	ST	Digital input.
			VPP	Р		Programming voltage input.
			MCLR	I	ST	Active-low Master Clear (device Reset) input.
11,32	7,28	7,8, 28,29	VDD	Р	—	Positive supply for logic and I/O pins.
12,31	6,29	6,30,31	Vss	Р	_	Ground reference for logic and I/O pins.
	12,13, 33,34	13	NC			

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I = Input; O = Output; P = Power.

Note 1: Default pin assignment for P2B, T3CKI, CCP3/P3A and CCP2/P2A when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

2.0 OSCILLATOR MODULE (WITH FAIL-SAFE CLOCK MONITOR)

2.1 Overview

The oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 2-1 illustrates a block diagram of the oscillator module.

Clock sources can be configured from external oscillators, quartz crystal resonators, ceramic resonators and Resistor-Capacitor (RC) circuits. In addition, the system clock source can be configured from one of three internal oscillators, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal sources via software.
- Two-Speed Start-up mode, which minimizes latency between external oscillator start-up and code execution.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, EC or RC modes) and switch automatically to the internal oscillator.
- Oscillator Start-up Timer (OST) ensures stability of crystal oscillator sources.

The primary clock module can be configured to provide one of six clock sources as the primary clock.

- 1. RC External Resistor/Capacitor
- 2. LP Low-Power Crystal
- 3. XT Crystal/Resonator
- 4. INTOSC Internal Oscillator
- 5. HS High-Speed Crystal/Resonator
- 6. EC External Clock


The HS and EC oscillator circuits can be optimized for power consumption and oscillator speed using settings in FOSC<3:0>. Additional FOSC<3:0> selections enable RA6 to be used as I/O or CLKO (FOSC/4) for RC, EC and INTOSC Oscillator modes.

Primary Clock modes are selectable by the FOSC<3:0> bits of the CONFIG1H Configuration register. The primary clock operation is further defined by these Configuration and register bits:

- 1. PRICLKEN (CONFIG1H<5>)
- 2. PRISD (OSCCON2<2>)
- 3. PLLCFG (CONFIG1H<4>)
- 4. PLLEN (OSCTUNE<6>)
- 5. HFOFST (CONFIG3H<3>)
- 6. IRCF<2:0> (OSCCON<6:4>)
- 7. MFIOSEL (OSCCON2<4>)
- 8. INTSRC (OSCTUNE<7>)

The HFINTOSC, MFINTOSC and LFINTOSC are factory calibrated high, medium and low-frequency oscillators, respectively, which are used as the internal clock sources.





2.2 Oscillator Control

The OSCCON, OSCCON2 and OSCTUNE registers (Register 2-1 to Register 2-3) control several aspects of the device clock's operation, both in full-power operation and in power-managed modes.

- Main System Clock Selection (SCS)
- Primary Oscillator Circuit Shutdown (PRISD)
- Secondary Oscillator Enable (SOSCGO)
- Primary Clock Frequency 4x multiplier (PLLEN)
- Internal Frequency selection bits (IRCF, INTSRC)
- Clock Status bits (OSTS, HFIOFS, MFIOFS, LFIOFS. SOSCRUN, PLLRDY)
- Power management selection (IDLEN)

2.2.1 MAIN SYSTEM CLOCK SELECTION

The System Clock Select bits, SCS<1:0>, select the main clock source. The available clock sources are

- Primary clock defined by the FOSC<3:0> bits of CONFIG1H. The primary clock can be the primary oscillator, an external clock, or the internal oscillator block.
- Secondary clock (secondary oscillator)
- Internal oscillator block (HFINTOSC, MFINTOSC and LFINTOSC).

The clock source changes immediately after one or more of the bits is written to, following a brief clock transition interval. The SCS bits are cleared to select the primary clock on all forms of Reset.

2.2.2 INTERNAL FREQUENCY SELECTION

The Internal Oscillator Frequency Select bits (IRCF<2:0>) select the frequency output of the internal oscillator block. The choices are the LFINTOSC source (31.25 kHz), the MFINTOSC source (31.25 kHz, 250 kHz or 500 kHz) and the HFINTOSC source (16 MHz) or one of the frequencies derived from the HFINTOSC postscaler (31.25 kHz to 8 MHz). If the internal oscillator block is supplying the main clock, changing the states of these bits will have an immediate change on the internal oscillator's output. On device Resets, the output frequency of the internal oscillator is set to the default frequency of 1 MHz.

2.2.3 LOW FREQUENCY SELECTION

When a nominal output frequency of 31.25 kHz is selected (IRCF<2:0> = 000), users may choose which internal oscillator acts as the source. This is done with the INTSRC bit of the OSCTUNE register and MFIOSEL bit of the OSCCON2 register. See Figure 2-2 and Register 2-1 for specific 31.25 kHz selection. This option allows users to select a 31.25 kHz clock (MFINTOSC or HFINTOSC) that can be tuned using the TUN<5:0> bits in OSCTUNE register, while maintaining power savings with a very low clock speed. LFINTOSC always remains the clock source for features such as the Watchdog Timer and the Fail-Safe Clock Monitor, regardless of the setting of INTSRC and MFIOSEL bits

This option allows users to select the tunable and more precise HFINTOSC as a clock source, while maintaining power savings with a very low clock speed.

2.2.4 POWER MANAGEMENT

The IDLEN bit of the OSCCON register determines whether the device goes into Sleep mode or one of the Idle modes when the SLEEP instruction is executed.




FIGURE 2-3: PLL SELECT BLOCK DIAGRAM





TABLE 2-1: PLL SELECT TRUTH TABLE

Primary Clock MUX Source	FOSC<3:0>	PLLCFG	PLLEN	PLL Select	
FOSC (any source)	0000-1111	0	0	0	
OSC1/OSC2 (external source)	0000-0111	1	х	1	
	1010-1111	0	1	1	
INTOSC (internal source)	1000-1001	Х	0	0	
INTOSC (internal source)		х	1	1	



REGISTER 2-1: OSCCON: OSCILLATOR CONTROL REGISTER

R/W-0	R/W-0	R/W-1	R/W-1	R-q	R-0	R/W-0	R/W-0				
IDLEN		IRCF<2:0>		OSTS ⁽¹⁾	HFIOFS	SCS	<1:0>				
bit 7							bit 0				
l a manali											
Legend:	a hit)) / -	\A/vitable bit		la manufa di biti m	ad as (0)	a — donordo o	n aanditian				
R = Readabl		Writable bit	•	lemented bit, re	ead as '0	q = depends o					
-n = Value at	PUR 1 =	Bit is set	'0' = Bit is	cieared		x = Bit is unkno	own				
bit 7	IDLEN: Idle Enable bit										
		enters Idle mod enters Sleep me									
bit 6-4	IRCF<2:0>:	nternal RC Os	cillator Freque	ncy Select bits ⁽	2)						
		TOSC – (16 MI									
		TOSC/2 – (8 M									
		TOSC/4 – (4 M TOSC/8 – (2 M									
		TOSC/16 – (2 M TOSC/16 – (1 I	/								
	If INTSRC =	0 and MFIOSI	EL = 0:								
		TOSC/32 – (50	,								
	001 = HFINTOSC/64 – (250 kHz) 000 = LFINTOSC – (31.25 kHz)										
	000 = LFINI	050 - (31.25	KHZ)								
		1 and MFIOSE									
		TOSC/32 – (50									
		TOSC/64 – (25 TOSC/512 – (3	,								
	000 – 111 111	1000/012 (0	1.20 KHZ)								
		0 and MFIOSI									
		TOSC – (500 k TOSC/2 – (250									
		TOSC – (31.25									
		1 and MFIOSE	1 - 1.								
		TOSC – (500 k)									
		TOSC/2 – (250									
	000 = MFIN	TOSC/16 – (31	.25 kHz)								
bit 3		ator Start-up T									
		-		•		NFIG1H registe					
hit 0		-		-	JSC, MITINIC	OSC or LFINTOS	50)				
bit 2	HFIOFS: HFINTOSC Frequency Stable bit 1 = HFINTOSC frequency is stable										
		SC frequency i									
bit 1-0	SCS<1:0>: S	System Clock S	elect bit								
		oscillator block	-								
		ary (SOSC) os									
	00 = Primary	CIOCK (determi	ned by FUSC	<3:0> in CONF	IGTH).						
Note 1: R	eset state deper	nds on state of	the IESO Con	figuration bit.							
2. IN	ITOSC aquiraa m	ov ho dotormi	and by the INIT	SPC hit in OSC	TUNE and th	A MELOCEL bit	In OCCOND				

- 2: INTOSC source may be determined by the INTSRC bit in OSCTUNE and the MFIOSEL bit in OSCCON2.
- 3: Default output frequency of HFINTOSC on Reset.

R-0/0	R-0/q	U-0	R/W-0/0	R/W-0/u	R/W-1/1	R-x/u	R-0/0		
PLLRDY	SOSCRUN	_	MFIOSEL	SOSCGO ⁽¹⁾	PRISD	MFIOFS	LFIOFS		
bit 7	4	1		<u>н</u>			bit		
Legend:									
R = Readable	bit VV = V	Vritable bit	U = Unimple	emented bit, read	d as 'O' c	q = depends on	condition		
'1' = Bit is set	'0' = E	Bit is cleared	x = Bit is un	known					
-n/n = Value a	t POR and BOR	/Value at all ot	her Resets						
bit 7	PLLRDY: PLL Run Status bit								
	 1 = System clock comes from 4xPLL 0 = System clock comes from an oscillator, other than 4xPLL 								
				, other than 4xPI	_L				
bit 6	SOSCRUN: SOSC Run Status bit								
	 1 = System clock comes from secondary SOSC 0 = System clock comes from an oscillator, other than SOSC 								
bit 5	Unimplement								
bit 4	MFIOSEL: MFINTOSC Select bit								
		C is used in pl		OSC frequencies	s of 500 kHz, 2	250 kHz and 31	I.25 kHz		
bit 3	SOSCGO ⁽¹⁾ : Secondary Oscillator Start Control bit								
	1 = Secondary oscillator is enabled.								
	0 = Secondary oscillator is shut off if no other sources are requesting it.								
bit 2	PRISD: Prima	5		utdown bit					
	 1 = Oscillator drive circuit on 0 = Oscillator drive circuit off (zero power) 								
hit 1									
bit 1	MFIOFS: MFINTOSC Frequency Stable bit 1 = MFINTOSC is stable								
	0 = MFINTOSC is stable 0 = MFINTOSC is not stable								
bit 0	LFIOFS: LFINTOSC Frequency Stable bit								
	1 = LFINTOSC is stable								
	0 = LFINTOS	C is not stable							
Note 1: The	e SOSCGO bit is								

2.3 Clock Source Modes

Clock Source modes can be classified as external or internal.

- External Clock modes rely on external circuitry for the clock source. Examples are: Clock modules (EC mode), quartz crystal resonators or ceramic resonators (LP, XT and HS modes) and Resistor-Capacitor (RC mode) circuits.
- Internal clock sources are contained internally within the Oscillator block. The Oscillator block has three internal oscillators: the 16 MHz High-Frequency Internal Oscillator (HFINTOSC), 500 kHz Medium-Frequency Internal Oscillator (MFINTOSC) and the 31.25 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS<1:0>) bits of the OSCCON register. See **Section 2.9 "Clock Switching"** for additional information.

OCCULATOR DELAVEVAMOLES

2.4 External Clock Modes

2.4.1 OSCILLATOR START-UP TIMER (OST)

When the oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations from OSC1. This occurs following a Power-on Reset (POR) and when the Power-up Timer (PWRT) has expired (if configured), or a wake-up from Sleep. During this time, the program counter does not increment and program execution is suspended. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the oscillator module. When switching between clock sources, a delay is required to allow the new clock to stabilize. These oscillator delays are shown in Table 2-2.

In order to minimize latency between external oscillator start-up and code execution, the Two-Speed Clock Start-up mode can be selected (see Section 2.10 "Two-Speed Clock Start-up Mode").

TABLE 2-2: OSCILLATOR DELAY EXAMPLES							
Switch From	Switch To	Frequency	Oscillator Delay				
Sleep/POR	LFINTOSC MFINTOSC HFINTOSC	31.25 kHz 31.25 kHz to 500 kHz 31.25 kHz to 16 MHz	Oscillator Warm-Up Delay (TWARM)				
Sleep/POR	EC, RC	DC – 64 MHz	2 instruction cycles				
LFINTOSC (31.25 kHz)	EC, RC	DC – 64 MHz	1 cycle of each				
Sleep/POR	LP, XT, HS	32 kHz to 40 MHz	1024 Clock Cycles (OST)				
Sleep/POR	4xPLL	32 MHz to 64 MHz	1024 Clock Cycles (OST) + 2 ms				
LFINTOSC (31.25 kHz)	LFINTOSC HFINTOSC	31.25 kHz to 16 MHz	1 μs (approx.)				

2.4.2 EC MODE

TADIE 2 2.


The External Clock (EC) mode allows an externally generated logic level as the system clock source. When operating in this mode, an external clock source is connected to the OSC1 input and the OSC2 is available for general purpose I/O. Figure 2-5 shows the pin connections for EC mode.

The External Clock (EC) mode offers a Medium Power (MP) and a High Power (HP) option selectable by the FOSC<3:0> bits. The MP selections are best suited for external clock frequencies between 4 and 16 MHz. The HP selection is best suited for clock frequencies above 16 MHz.

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC[®] MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.

FIGURE 2-5:

EXTERNAL CLOCK (EC) MODE OPERATION



2.4.3 LP, XT, HS MODES


The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to OSC1 and OSC2 (Figure 2-6). The mode selects a low, medium or high gain setting of the internal inverter-amplifier to support various resonator types and speed.

LP Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is best suited to drive resonators with a low drive level specification, for example, tuning fork type crystals.

XT Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is best suited to drive resonators with a medium drive level specification.

HS Oscillator mode offers a Medium Power (MP) and a High Power (HP) option selectable by the FOSC<3:0> bits. The MP selections are best suited for oscillator frequencies between 4 and 16 MHz. The HP selection has the highest gain setting of the internal inverteramplifier and is best suited for frequencies above 16 MHz. HS mode is best suited for resonators that require a high drive setting.


FIGURE 2-6: QUARTZ CRYSTAL OPERATION (LP, XT OR HS MODE)



- Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
 - 2: Always verify oscillator performance over the VDD and temperature range that is expected for the application.
 - **3:** For oscillator design assistance, refer to the following Microchip Application Notes:
 - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices" (DS00826)
 - AN849, "Basic PIC[®] Oscillator Design" (DS00849)
 - AN943, "Practical PIC[®] Oscillator Analysis and Design" (DS00943)
 - AN949, "Making Your Oscillator Work" (DS00949)



CERAMIC RESONATOR OPERATION (XT OR HS MODE)



- 2: The value of RF varies with the Oscillator mode selected (typically between 2 M Ω to 10 M Ω).
- **3:** An additional parallel feedback resistor (RP) may be required for proper ceramic resonator operation.

2.4.4 EXTERNAL RC MODES

The external Resistor-Capacitor (RC) modes support the use of an external RC circuit. This allows the designer maximum flexibility in frequency choice while keeping costs to a minimum when clock accuracy is not required. There are two modes: RC and RCIO.

2.4.4.1 RC Mode

In RC mode, the RC circuit connects to OSC1. OSC2/ CLKOUT outputs the RC oscillator frequency divided by 4. This signal may be used to provide a clock for external circuitry, synchronization, calibration, test or other application requirements. Figure 2-8 shows the external RC mode connections.




FIGURE 2-8: EXTERNAL RC MODES

2.4.4.2 RCIO Mode

In RCIO mode, the RC circuit is connected to OSC1. OSC2 becomes a general purpose I/O pin.

The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. Other factors affecting the oscillator frequency are:

- · input threshold voltage variation
- component tolerances
- · packaging variations in capacitance

The user also needs to take into account variation due to tolerance of external RC components used.

2.5 Internal Clock Modes

The oscillator module has three independent, internal oscillators that can be configured or selected as the system clock source.

- 1. The **HFINTOSC** (High-Frequency Internal Oscillator) is factory calibrated and operates at 16 MHz. The frequency of the HFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 2-3).
- The MFINTOSC (Medium-Frequency Internal Oscillator) is factory calibrated and operates at 500 kHz. The frequency of the MFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 2-3).
- The LFINTOSC (Low-Frequency Internal Oscillator) is factory calibrated and operates at 31.25 kHz. The LFINTOSC cannot be useradjusted, but is designed to be stable over temperature and voltage.

The system clock speed can be selected via software using the Internal Oscillator Frequency select bits IRCF<2:0> of the OSCCON register.

The system clock can be selected between external or internal clock sources via the System Clock Selection (SCS<1:0>) bits of the OSCCON register. See **Section 2.9 "Clock Switching"** for more information.

2.5.1 INTOSC WITH I/O OR CLOCKOUT

Two of the clock modes selectable with the FOSC<3:0> bits of the CONFIG1H Configuration register configure the internal oscillator block as the primary oscillator. Mode selection determines whether OSC2/CLKOUT/ RA7 will be configured as general purpose I/O (RA7) or FOSC/4 (CLKOUT). In both modes, OSC1/CLKIN/RA7 is configured as general purpose I/O. See **Section 24.0 "Special Features of the CPU"** for more information.

The CLKOUT signal may be used to provide a clock for external circuitry, synchronization, calibration, test or other application requirements.

2.5.1.1 OSCTUNE Register

The HFINTOSC/MFINTOSC oscillator circuits are factory calibrated but can be adjusted in software by writing to the TUN<5:0> bits of the OSCTUNE register (Register 2-3).

The default value of the TUN<5:0> is '000000'. The value is a 6-bit two's complement number.

When the OSCTUNE register is modified, the HFINTOSC/MFINTOSC frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

The TUN<5:0> bits in OSCTUNE do not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such

as the Power-up Timer (PWRT), Watchdog Timer (WDT), Fail-Safe Clock Monitor (FSCM) and peripherals, are not affected by the change in frequency.

The OSCTUNE register also implements the INTSRC and PLLEN bits, which control certain features of the internal oscillator block.

The INTSRC bit allows users to select which internal oscillator provides the clock source when the 31.25 kHz frequency option is selected. This is covered in greater detail in Section 2.2.3 "Low Frequency Selection".

The PLLEN bit controls the operation of the frequency multiplier, PLL, in internal oscillator modes. For more details about the function of the PLLEN bit, see Section 2.6.2 "PLL in HFINTOSC Modes"

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INTSRC	PLLEN ⁽¹⁾			TUN	<5:0>		
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable b	it	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7	 it 7 INTSRC: Internal Oscillator Low-Frequency Source Select bit 1 = 31.25 kHz device clock derived from the MFINTOSC or HFINTOSC source 0 = 31.25 kHz device clock derived directly from LFINTOSC internal oscillator 						
bit 6		quency Multiplier bled for HFINTC ıbled					
bit 5-0		requency Tuning aximum frequend	5	o adjust MFINT	OSC and HFI	NTOSC frequen	icies

REGISTER 2-3: **OSCTUNE: OSCILLATOR TUNING REGISTER**

DIT 5-0	IUN<5:0>: Frequency Tuning bits – use to adjust MFINTOSC and HFINTOSC frequencies
	011111 = Maximum frequency
	011110 =
	••••
	000001 =
	000000 = Oscillator module (HFINTOSC and MFINTOSC) are running at the factory calibrated frequency.
	111111 =
	• • •
	100000 = Minimum frequency

Note 1: The PLLEN bit is active only when the HFINTOSC is the primary clock source (FOSC<2:0> = 100X) and the selected frequency is 8 MHz or 16 MHz (IRCF<2:0> = 11x). Otherwise, the PLLEN bit is unavailable and always reads '0'.

2.5.2 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is a 31.25 kHz internal clock source. The LFINTOSC is not tunable, but is designed to be stable across temperature and voltage. See **Section 27.0 "Electrical Characteristics"** for the LFINTOSC accuracy specifications.

The output of the LFINTOSC can be a clock source to the primary clock or the INTOSC clock (see Figure 2-1). The LFINTOSC is also the clock source for the Powerup Timer (PWRT), Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

2.5.3 FREQUENCY SELECT BITS (IRCF)

The HFINTOSC (16 MHz) and MFINTOSC (500 MHz) outputs connect to a divide circuit that provides frequencies of 16 MHz to 31.25 kHz. These divide circuit frequencies, along with the 31.25 kHz LFINTOSC output, are multiplexed to provide a single INTOSC clock output (see Figure 2-1). The IRCF<2:0> bits of the OSCCON register, the MFIOSEL bit of the OSCCON2 register and the INTSRC bit of the OSCTUNE register, select the output frequency of the internal oscillators. One of eight frequencies can be selected via software:

- 16 MHz
- 8 MHz
- 4 MHz
- 2 MHz
- 1 MHz (Default after Reset)
- 500 kHz (MFINTOSC or HFINTOSC)
- 250 kHz (MFINTOSC or HFINTOSC)
- 31 kHz (LFINTOSC, MFINTOSC or HFINTOSC)

2.5.4 INTOSC FREQUENCY DRIFT

The factory calibrates the internal oscillator block outputs (HFINTOSC/MFINTOSC) for 16 MHz/500 kHz. However, this frequency may drift as VDD or temperature changes. It is possible to adjust the HFINTOSC/MFINTOSC frequency by modifying the value of the TUN<5:0> bits in the OSCTUNE register. This has no effect on the LFINTOSC clock source frequency.

Tuning the HFINTOSC/MFINTOSC source requires knowing when to make the adjustment, in which direction it should be made and, in some cases, how large a change is needed. Three possible compensation techniques are discussed in the following sections. However, other techniques may be used.

2.5.4.1 Compensating with the EUSART

An adjustment may be required when the EUSART begins to generate framing errors or receives data with errors while in Asynchronous mode. Framing errors indicate that the device clock frequency is too high; to adjust for this, decrement the value in OSCTUNE to reduce the clock frequency. On the other hand, errors in data may suggest that the clock speed is too low; to compensate, increment OSCTUNE to increase the clock frequency.

2.5.4.2 Compensating with the Timers

This technique compares device clock speed to some reference clock. Two timers may be used; one timer is clocked by the peripheral clock, while the other is clocked by a fixed reference source, such as the Timer1 oscillator.

Both timers are cleared, but the timer clocked by the reference generates interrupts. When an interrupt occurs, the internally clocked timer is read and both timers are cleared. If the internally clocked timer value is greater than expected, then the internal oscillator block is running too fast. To adjust for this, decrement the OSCTUNE register.

2.5.4.3 Compensating with the CCP Module in Capture Mode

A CCP module can use free running Timer1, Timer3 or Timer5 clocked by the internal oscillator block and an external event with a known period (i.e., AC power frequency). The time of the first event is captured in the CCPRxH:CCPRxL registers and is recorded for use later. When the second event causes a capture, the time of the first event is subtracted from the time of the second event. Since the period of the external event is known, the time difference between events can be calculated.

If the measured time is much greater than the calculated time, the internal oscillator block is running too fast; to compensate, decrement the OSCTUNE register. If the measured time is much less than the calculated time, the internal oscillator block is running too slow; to compensate, increment the OSCTUNE register.

2.6 PLL Frequency Multiplier

A Phase Locked Loop (PLL) circuit is provided as an option for users who wish to use a lower frequency oscillator circuit or to clock the device up to its highest rated frequency from the crystal oscillator. This may be useful for customers who are concerned with EMI due to high-frequency crystals or users who require higher clock speeds from an internal oscillator.

2.6.1 PLL IN EXTERNAL OSCILLATOR MODES

The PLL can be enabled for any of the external oscillator modes using the OSC1/OSC2 pins by either setting the PLLCFG bit (CONFIG1H<4>), or setting the PLLEN bit (OSCTUNE<6>). The PLL is designed for input frequencies of 4 MHz up to 16 MHz. The PLL then multiplies the oscillator output frequency by 4 to produce an internal clock frequency up to 64 MHz. Oscillator frequencies below 4 MHz should not be used with the PLL.

2.6.2 PLL IN HFINTOSC MODES

The 4x frequency multiplier can be used with the internal oscillator block to produce faster device clock speeds than are normally possible with the internal oscillator. When enabled, the PLL multiplies the HFINTOSC by 4 to produce clock rates up to 64 MHz.

Unlike external clock modes, the PLL can only be controlled through software. The PLLEN control bit of the OSCTUNE register is used to enable or disable the PLL operation when the HFINTOSC is used.

2.7 Effects of Power-Managed Modes on the Various Clock Sources

For more information about the modes discussed in this section see **Section 3.0 "Power-Managed Modes**". A quick reference list is also available in Table 3-1.

When PRI_IDLE mode is selected, the designated primary oscillator continues to run without interruption. For all other power-managed modes, the oscillator using the OSC1 pin is disabled. The OSC1 pin (and OSC2 pin, if used by the oscillator) will stop oscillating.

In secondary clock modes (SEC_RUN and SEC_IDLE), the secondary oscillator (SOSC) is operating and providing the device clock. The secondary oscillator may also run in all power-managed modes if required to clock Timer1, Timer3 or Timer5.

In internal oscillator modes (INTOSC_RUN and INTOSC IDLE), the internal oscillator block provides the device clock source. The 31.25 kHz LFINTOSC output can be used directly to provide the clock and may be enabled to support various special features, regardless of the power-managed mode (see Section 24.2 "Watchdog Timer (WDT)", Section 2.10 "Two-Speed Clock Start-up Mode" and Section 2.11 "Fail-Safe Clock Monitor" for more information on WDT, Fail-Safe Clock Monitor and Two-Speed Start-up). The HFINTOSC and MFINTOSC outputs may be used directly to clock the device or may be divided down by the postscaler. The HFINTOSC and MFINTOSC outputs are disabled when the clock is provided directly from the LFINTOSC output.

When the Sleep mode is selected, all clock sources are stopped. Since all the transistor switching currents have been stopped, Sleep mode achieves the lowest current consumption of the device (only leakage currents).

Enabling any on-chip feature that will operate during Sleep will increase the current consumed during Sleep. The LFINTOSC is required to support WDT operation. Other features may be operating that do not require a device clock source (i.e., SSP slave, PSP, INTn pins and others). Peripherals that may add significant current consumption are listed in Section 27.8 "DC Characteristics: Input/Output Characteristics, PIC18(L)F2X/4XK22".

2.8 Power-up Delays

Power-up delays are controlled by two timers, so that no external Reset circuitry is required for most applications. The delays ensure that the device is kept in Reset until the device power supply is stable under normal circumstances and the primary clock is operating and stable. For additional information on power-up delays, see **Section 4.5 "Device Reset Timers"**.

The first timer is the Power-up Timer (PWRT), which provides a fixed delay on power-up. It is enabled by clearing (= 0) the PWRTEN Configuration bit.

The second timer is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable (LP, XT and HS modes). The OST does this by counting 1024 oscillator cycles before allowing the oscillator to clock the device.

When the PLL is enabled with external oscillator modes, the device is kept in Reset for an additional 2 ms, following the OST delay, so the PLL can lock to the incoming clock frequency.

There is a delay of interval TCSD, following POR, while the controller becomes ready to execute instructions. This delay runs concurrently with any other delays. This may be the only delay that occurs when any of the EC, RC or INTIOSC modes are used as the primary clock source.

When the HFINTOSC is selected as the primary clock, the main system clock can be delayed until the HFINTOSC is stable. This is user selectable by the HFOFST bit of the CONFIG3H Configuration register. When the HFOFST bit is cleared, the main system clock is delayed until the HFINTOSC is stable. When the HFOFST bit is set, the main system clock starts immediately.

In either case, the HFIOFS bit of the OSCCON register can be read to determine whether the HFINTOSC is operating and stable.

OSC Mode	OSC1 Pin	OSC2 Pin
RC, INTOSC with CLKOUT	Floating, external resistor should pull high	At logic low (clock/4 output)
RC with IO	Floating, external resistor should pull high	Configured as PORTA, bit 6
INTOSC with IO	Configured as PORTA, bit 7	Configured as PORTA, bit 6
EC with IO	Floating, pulled by external clock	Configured as PORTA, bit 6
EC with CLKOUT	Floating, pulled by external clock	At logic low (clock/4 output)
LP, XT, HS	Feedback inverter disabled at quiescent voltage level	Feedback inverter disabled at quiescent voltage level

TABLE 2-3: OSC1 AND OSC2 PIN STATES IN SLEEP MODE

Note: See Table 4-2 in Section 4.0 "Reset" for time-outs due to Sleep and MCLR Reset.

2.9 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the System Clock Select (SCS<1:0>) bits of the OSCCON register.

PIC18(L)F2X/4XK22 devices contain circuitry to prevent clock "glitches" when switching between clock sources. A short pause in the device clock occurs during the clock switch. The length of this pause is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Clock transitions are discussed in greater detail in **Section 3.1.2 "Entering Power-Managed Modes"**.

2.9.1 SYSTEM CLOCK SELECT (SCS<1:0>) BITS

The System Clock Select (SCS<1:0>) bits of the OSCCON register select the system clock source that is used for the CPU and peripherals.

- When SCS<1:0> = 00, the system clock source is determined by configuration of the FOSC<3:0> bits in the CONFIG1H Configuration register.
- When SCS<1:0> = 10, the system clock source is chosen by the internal oscillator frequency selected by the INTSRC bit of the OSCTUNE register, the MFIOSEL bit of the OSCCON2 register and the IRCF<2:0> bits of the OSCCON register.
- When SCS<1:0> = 01, the system clock source is the 32.768 kHz secondary oscillator shared with Timer1, Timer3 and Timer5.

After a Reset, the SCS<1:0> bits of the OSCCON register are always cleared.

Note: Any automatic clock switch, which may occur from Two-Speed Start-up or Fail-Safe Clock Monitor, does not update the SCS<1:0> bits of the OSCCON register. The user can monitor the SOSCRUN, MFIOFS and LFIOFS bits of the OSCCON2 register, and the HFIOFS and OSTS bits of the OSCCON register to determine the current system clock source.

2.9.2 OSCILLATOR START-UP TIME-OUT STATUS (OSTS) BIT

The Oscillator Start-up Time-out Status (OSTS) bit of the OSCCON register indicates whether the system clock is running from the external clock source, as defined by the FOSC<3:0> bits in the CONFIG1H Configuration register, or from the internal clock source. In particular, when the primary oscillator is the source of the primary clock, OSTS indicates that the Oscillator Start-up Timer (OST) has timed out for LP, XT or HS modes.

2.9.3 CLOCK SWITCH TIMING

When switching between one oscillator and another, the new oscillator may not be operating which saves power (see Figure 2-9). If this is the case, there is a delay after the SCS<1:0> bits of the OSCCON register are modified before the frequency change takes place. The OSTS and IOFS bits of the OSCCON register will reflect the current active status of the external and HFINTOSC oscillators. The timing of a frequency selection is as follows:

- 1. SCS<1:0> bits of the OSCCON register are modified.
- 2. The old clock continues to operate until the new clock is ready.
- 3. Clock switch circuitry waits for two consecutive rising edges of the old clock after the new clock ready signal goes true.
- 4. The system clock is held low starting at the next falling edge of the old clock.
- 5. Clock switch circuitry waits for an additional two rising edges of the new clock.
- 6. On the next falling edge of the new clock the low hold on the system clock is released and new clock is switched in as the system clock.
- 7. Clock switch is complete.

See Figure 2-1 for more details.

If the HFINTOSC is the source of both the old and new frequency, there is no start-up delay before the new frequency is active. This is because the old and new frequencies are derived from the HFINTOSC via the postscaler and multiplexer.

Start-up delay specifications are located in **Section 27.0 "Electrical Characteristics"**, under AC Specifications (Oscillator Module).

2.10 Two-Speed Clock Start-up Mode

Two-Speed Start-up mode provides additional power savings by minimizing the latency between external oscillator start-up and code execution. In applications that make heavy use of the Sleep mode, Two-Speed Start-up will remove the external oscillator start-up time from the time spent awake and can reduce the overall power consumption of the device.

This mode allows the application to wake-up from Sleep, perform a few instructions using the HFINTOSC as the clock source and go back to Sleep without waiting for the primary oscillator to become stable.

Note:	Executing a SLEEP instruction will abort
	the oscillator start-up time and will cause
	the OSTS bit of the OSCCON register to
	remain clear.

When the oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) is enabled (see **Section 2.4.1 "Oscillator Start-up Timer (OST)**"). The OST will suspend program execution until 1024 oscillations are counted. Two-Speed Start-up mode minimizes the delay in code execution by operating from the internal oscillator as the OST is counting. When the OST count reaches 1024 and the OSTS bit of the OSCCON register is set, program execution switches to the external oscillator.

2.10.1 TWO-SPEED START-UP MODE CONFIGURATION

Two-Speed Start-up mode is enabled when all of the following settings are configured as noted:

- Two-Speed Start-up mode is enabled when the IESO of the CONFIG1H Configuration register is set.
- SCS<1:0> (of the OSCCON register) = 00.
- FOSC<2:0> bits of the CONFIG1H Configuration register are configured for LP, XT or HS mode.

Two-Speed Start-up mode becomes active after:

- Power-on Reset (POR) and, if enabled, after Power-up Timer (PWRT) has expired, or
- · Wake-up from Sleep.

2.10.2 TWO-SPEED START-UP SEQUENCE

- 1. Wake-up from Power-on Reset or Sleep.
- 2. Instructions begin executing by the internal oscillator at the frequency set in the IRCF<2:0> bits of the OSCCON register.
- 3. OST enabled to count 1024 external clock cycles.
- 4. OST timed out. External clock is ready.
- 5. OSTS is set.
- 6. Clock switch finishes according to Figure 2-9

FIGURE 2-9: CLOCK SWITCH TIMING

2.10.3 CHECKING TWO-SPEED CLOCK STATUS


Checking the state of the OSTS bit of the OSCCON register will confirm if the microcontroller is running from the external clock source, as defined by the FOSC<2:0> bits in CONFIG1H Configuration register, or the internal oscillator. OSTS = 0 when the external oscillator is not ready, which indicates that the system is running from the internal oscillator.

High Speed → Low Speed
Old Clock
New Clk Ready
IRCF <2:0> Select Old Select New
System Clock
Low Speed High Speed
Old ClockStart-up Time ⁽¹⁾ Clock SyncRunning
New Clk Ready
IRCF <2:0> Select Old Select New
System Clock
Note 1: Start-up time includes TOST (1024 TOSC) for external clocks, plus TPLL (approx. 2 ms) for HSPLL mode.

2.11 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the device to continue operating should the external oscillator fail. The FSCM can detect oscillator failure any time after the Oscillator Start-up Timer (OST) has expired. The FSCM is enabled by setting the FCMEN bit in the CONFIG1H Configuration register. The FSCM is applicable to all external oscillator modes (LP, XT, HS, EC, RC and RCIO).

FIGURE 2-10: FSCM BLOCK DIAGRAM



2.11.1 FAIL-SAFE DETECTION

The FSCM module detects a failed oscillator by comparing the external oscillator to the FSCM sample clock. The sample clock is generated by dividing the LFINTOSC by 64 (see Figure 2-10). Inside the fail detector block is a latch. The external clock sets the latch on each falling edge of the external clock. The sample clock clears the latch on each rising edge of the sample clock. A failure is detected when an entire half-cycle of the sample clock elapses before the primary clock goes low.

2.11.2 FAIL-SAFE OPERATION

When the external clock fails, the FSCM switches the device clock to an internal clock source and sets the bit flag OSCFIF of the PIR2 register. The OSCFIF flag will generate an interrupt if the OSCFIE bit of the PIE2 register is also set. The device firmware can then take steps to mitigate the problems that may arise from a failed clock. The system clock will continue to be sourced from the internal clock source until the device firmware successfully restarts the external oscillator and switches back to external operation. An automatic transition back to the failed clock source will not occur.

The internal clock source chosen by the FSCM is determined by the IRCF<2:0> bits of the OSCCON register. This allows the internal oscillator to be configured before a failure occurs.

2.11.3 FAIL-SAFE CONDITION CLEARING

The Fail-Safe condition is cleared by either one of the following:

- Any Reset
- · By toggling the SCS1 bit of the OSCCON register

Both of these conditions restart the OST. While the OST is running, the device continues to operate from the INTOSC selected in OSCCON. When the OST times out, the Fail-Safe condition is cleared and the device automatically switches over to the external clock source. The Fail-Safe condition need not be cleared before the OSCFIF flag is cleared.

2.11.4 RESET OR WAKE-UP FROM SLEEP

The FSCM is designed to detect an oscillator failure after the Oscillator Start-up Timer (OST) has expired. The OST is used after waking up from Sleep and after any type of Reset. The OST is not used with the EC or RC Clock modes so that the FSCM will be active as soon as the Reset or wake-up has completed.

Note:	Due to the wide range of oscillator start-up times, the Fail-Safe circuit is not active during oscillator start-up (i.e., after exiting Reset or Sleep). After an appropriate amount of time, the user should check the OSTS bit of the OSCCON register to verify the oscillator start-up and that the system clock switchover has successfully completed.
-------	--

Note: When the device is configured for Fail-Safe clock monitoring in either HS, XT, or LS oscillator modes then the IESO configuration bit should also be set so that the clock will automatically switch from the internal clock to the external oscillator when the OST times out.






TABLE 2-4: REGISTERS ASSOCIATED WITH CLOCK SOURCES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	115
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	128
OSCCON	IDLEN		IRCF<2:0>		OSTS	HFIOFS	SCS	<1:0>	32
OSCCON2	PLLRDY	SOSCRUN	_	MFIOSEL	SOSCGO	PRISD	MFIOFS	LFIOFS	33
OSCTUNE	INTSRC	PLLEN		TUN<5:0>				37	
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	124
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	119

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used by Clock Sources.

TABLE 2-5: CONFIGURATION REGISTERS ASSOCIATED WITH CLOCK SOURCES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CONFIG1H	IESO	FCMEN	PRICLKEN	PLLCFG	FOSC<3:0>				351
CONFIG2L	—	—	_	BORV	V<1:0> BOREN<1:0> P		PWRTEN	352	
CONFIG3H	MCLRE	_	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	354

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for Clock Sources.

PIC18(L)F2X/4XK22

NOTES:

3.0 POWER-MANAGED MODES

PIC18(L)F2X/4XK22 devices offer a total of seven operating modes for more efficient power management. These modes provide a variety of options for selective power conservation in applications where resources may be limited (i.e., battery-powered devices).

There are three categories of power-managed modes:

- Run modes
- Idle modes
- · Sleep mode

These categories define which portions of the device are clocked and sometimes, what speed. The Run and Idle modes may use any of the three available clock sources (primary, secondary or internal oscillator block). The Sleep mode does not use a clock source.

The power-managed modes include several powersaving features offered on previous PIC[®] microcontroller devices. One of the clock switching features allows the controller to use the secondary oscillator (SOSC) in place of the primary oscillator. Also included is the Sleep mode, offered by all PIC[®] microcontroller devices, where all device clocks are stopped.

3.1 Selecting Power-Managed Modes

Selecting a power-managed mode requires two decisions:

- Whether or not the CPU is to be clocked
- The selection of a clock source

The IDLEN bit (OSCCON<7>) controls CPU clocking, while the SCS<1:0> bits (OSCCON<1:0>) select the clock source. The individual modes, bit settings, clock sources and affected modules are summarized in Table 3-1.

Mada	osco	CON Bits	Module	Clocking	Available Clock and Oscillator Source					
Mode	IDLEN ⁽¹⁾	SCS<1:0>	CPU	Peripherals						
Sleep	0	N/A	Off	Off	None – All clocks are disabled					
PRI_RUN	N/A	00	Clocked	Clocked	Primary – LP, XT, HS, RC, EC and Internal Oscillator Block ⁽²⁾ . This is the normal full-power execution mode.					
SEC_RUN	N/A	01	Clocked	Clocked	Secondary – SOSC Oscillator					
RC_RUN	N/A	1x	Clocked	Clocked	Internal Oscillator Block ⁽²⁾					
PRI_IDLE	1	00	Off	Clocked	Primary – LP, XT, HS, HSPLL, RC, EC					
SEC_IDLE	1	01	Off	Clocked	Secondary – SOSC Oscillator					
RC_IDLE	1	1x	Off	Clocked	Internal Oscillator Block ⁽²⁾					
SEC_IDLE	 1 1	• -	•		Secondary – SOSC Oscillator					

TABLE 3-1: POWER-MANAGED MODES

3.1.1 CLOCK SOURCES

The SCS<1:0> bits allow the selection of one of three clock sources for power-managed modes. They are:

- the primary clock, as defined by the FOSC<3:0> Configuration bits
- the secondary clock (the SOSC oscillator)
- · the internal oscillator block

3.1.2 ENTERING POWER-MANAGED MODES

Switching from one power-managed mode to another begins by loading the OSCCON register. The SCS<1:0> bits select the clock source and determine which Run or Idle mode is to be used. Changing these bits causes an immediate switch to the new clock source, assuming that it is running. The switch may also be subject to clock transition delays. Refer to **Section 2.9 "Clock Switching"** for more information.

Entry to the power-managed Idle or Sleep modes is triggered by the execution of a SLEEP instruction. The actual mode that results depends on the status of the IDLEN bit.

Depending on the current mode and the mode being switched to, a change to a power-managed mode does not always require setting all of these bits. Many transitions may be done by changing the oscillator select bits, or changing the IDLEN bit, prior to issuing a SLEEP instruction. If the IDLEN bit is already configured correctly, it may only be necessary to perform a SLEEP instruction to switch to the desired mode.

Note 1: IDLEN reflects its value when the **SLEEP** instruction is executed.

2: Includes HFINTOSC and HFINTOSC postscaler, as well as the LFINTOSC source.

3.1.3 MULTIPLE FUNCTIONS OF THE SLEEP COMMAND

The power-managed mode that is invoked with the SLEEP instruction is determined by the value of the IDLEN bit at the time the instruction is executed. If IDLEN = 0, when SLEEP is executed, the device enters the sleep mode and all clocks stop and minimum power is consumed. If IDLEN = 1, when SLEEP is executed, the device enters the IDLE mode and the system clock continues to supply a clock to the peripherals but is disconnected from the CPU.

3.2 Run Modes

In the Run modes, clocks to both the core and peripherals are active. The difference between these modes is the clock source.

3.2.1 PRI_RUN MODE


The PRI_RUN mode is the normal, full-power execution mode of the microcontroller. This is also the default mode upon a device Reset, unless Two-Speed Start-up is enabled (see Section 2.10 "Two-Speed Clock Start-up Mode" for details). In this mode, the device is operated off the oscillator defined by the FOSC<3:0> bits of the CONFIG1H Configuration register.

3.2.2 SEC_RUN MODE

In SEC_RUN mode, the CPU and peripherals are clocked from the secondary external oscillator. This gives users the option of lower power consumption while still using a high accuracy clock source.

SEC_RUN mode is entered by setting the SCS<1:0> bits to '01'. When SEC_RUN mode is active, all of the following are true:

- The device clock source is switched to the SOSC oscillator (see Figure 3-1)
- The primary oscillator is shut down
- The SOSCRUN bit (OSCCON2<6>) is set
- The OSTS bit (OSCCON2<3>) is cleared



On transitions from SEC_RUN mode to PRI_RUN mode, the peripherals and CPU continue to be clocked from the SOSC oscillator, while the primary clock is started. When the primary clock becomes ready, a clock switch back to the primary clock occurs (see Figure 3-2). When the clock switch is complete, the

SOSCRUN bit is cleared, the OSTS bit is set and the primary clock is providing the clock. The IDLEN and SCS bits are not affected by the wake-up and the SOSC oscillator continues to run.

3.2.3 RC_RUN MODE

In RC RUN mode, the CPU and peripherals are clocked from the internal oscillator block using the INTOSC multiplexer. In this mode, the primary clock is shut down. When using the LFINTOSC source, this mode provides the best power conservation of all the Run modes, while still executing code. It works well for user applications which are not highly timing-sensitive or do not require high-speed clocks at all times. If the primary clock source is the internal oscillator block either LFINTOSC or INTOSC (MFINTOSC or HFINTOSC) – there are no distinguishable differences between the PRI RUN and RC RUN modes during execution. Entering or exiting RC RUN mode, however, causes a clock switch delay. Therefore, if the primary clock source is the internal oscillator block, using RC RUN mode is not recommended.

This mode is entered by setting the SCS1 bit to '1'. To maintain software compatibility with future devices, it is recommended that the SCS0 bit also be cleared, even though the bit is ignored. When the clock source is switched to the INTOSC multiplexer (see Figure 3-1), the primary oscillator is shut down and the OSTS bit is cleared. The IRCF<2:0> bits (OSCCON<6:4>) may be modified at any time to immediately change the clock speed.


When the IRCF bits and the INTSRC bit are all clear, the INTOSC output (HFINTOSC/MFINTOSC) is not enabled and the HFIOFS and MFIOFS bits will remain clear. There will be no indication of the current clock source. The LFINTOSC source is providing the device clocks.

If the IRCF bits are changed from all clear (thus, enabling the INTOSC output) or if INTSRC or MFIOSEL is set, then the HFIOFS or MFIOFS bit is set after the INTOSC output becomes stable. For details, see Table 3-2.

Clocks to the device continue while the INTOSC source stabilizes after an interval of TIOBST.

If the IRCF bits were previously at a non-zero value, or if INTSRC was set before setting SCS1 and the INTOSC source was already stable, then the HFIOFS or MFIOFS bit will remain set. On transitions from RC_RUN mode to PRI_RUN mode, the device continues to be clocked from the INTOSC multiplexer while the primary clock is started. When the primary clock becomes ready, a clock switch to the primary clock occurs (see Figure 3-3). When the clock switch is complete, the HFIOFS or MFIOFS bit is cleared, the OSTS bit is set and the primary clock is providing the device clock. The IDLEN and SCS bits are not affected by the switch. The LFINTOSC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.










TABLE 3-2: INTERNAL OSCILLATOR FREQUENCY STABILITY BITS

IRCF<2:0>	INTSRC	MFIOSEL	INTOSC Stability Indication
000	0	х	MFIOFS = 0, HFIOFS = 0 LFINTOSC
000	1	0	MFIOFS = 0, HFIOFS = 1 HFINTOSC
000	1	1	MFIOFS = 1, HFIOFS = 0 MFINTOSC
010 or 001	х	0	MFIOFS = 0, HFIOFS = 1 HFINTOSC
010 or 001	х	1	MFIOFS = 1, HFIOFS = 0 MFINTOSC

PIC18(L)F2X/4XK22




FIGURE 3-3: TRANSITION TIMING FROM RC_RUN MODE TO PRI_RUN MODE

3.3 Sleep Mode

The Power-Managed Sleep mode in the PIC18(L)F2X/ 4XK22 devices is identical to the legacy Sleep mode offered in all other PIC[®] microcontroller devices. It is entered by clearing the IDLEN bit of the OSCCON register and executing the SLEEP instruction. This shuts down the selected oscillator (Figure 3-4) and all clock source status bits are cleared.

Entering the Sleep mode from either Run or Idle mode does not require a clock switch. This is because no clocks are needed once the controller has entered Sleep. If the WDT is selected, the LFINTOSC source will continue to operate. If the SOSC oscillator is enabled, it will also continue to run.

When a wake event occurs in Sleep mode (by interrupt, Reset or WDT time-out), the device will not be clocked until the clock source selected by the SCS<1:0> bits becomes ready (see Figure 3-5), or it will be clocked from the internal oscillator block if either the Two-Speed Start-up or the Fail-Safe Clock Monitor are enabled (see **Section 24.0 "Special Features of the CPU"**). In either case, the OSTS bit is set when the primary clock is providing the device clocks. The IDLEN and SCS bits are not affected by the wake-up.

3.4 Idle Modes

The Idle modes allow the controller's CPU to be selectively shut down while the peripherals continue to operate. Selecting a particular Idle mode allows users to further manage power consumption.

If the IDLEN bit is set to a '1' when a SLEEP instruction is executed, the peripherals will be clocked from the clock source selected by the SCS<1:0> bits; however, the CPU will not be clocked. The clock source status bits are not affected. Setting IDLEN and executing a SLEEP instruction provides a quick method of switching from a given Run mode to its corresponding Idle mode.

If the WDT is selected, the LFINTOSC source will continue to operate. If the SOSC oscillator is enabled, it will also continue to run.


Since the CPU is not executing instructions, the only exits from any of the Idle modes are by interrupt, WDT time-out, or a Reset. When a wake event occurs, CPU execution is delayed by an interval of TCSD while it becomes ready to execute code. When the CPU begins executing code, it resumes with the same clock source for the current Idle mode. For example, when waking from RC_IDLE mode, the internal oscillator block will clock the CPU and peripherals (in other words, RC_RUN mode). The IDLEN and SCS bits are not affected by the wake-up.

While in any Idle mode or the Sleep mode, a WDT time-out will result in a WDT wake-up to the Run mode currently specified by the SCS<1:0> bits.

Q1 Q2 Q3 Q4 Q1					÷			!
				1	i i		i i	
osc1_/\/\/\/\/_		Į.	1	1	1	1	<u> </u>	<u> </u>
					1	1	· ·	1
		!		i	1	1	: :	i.
		i	i	•	1	1	· ·	
Peripheral		1	1		1	1	· ·	1
		1	1	1	1	1		
		i					i i	i
Sleep/					1	I .	i i	
Brogrom					1	1	· ·	
Program PC	PC + 2							

FIGURE 3-4: TRANSITION TIMING FOR ENTRY TO SLEEP MODE

PIC18(L)F2X/4XK22



3.4.1 PRI_IDLE MODE

This mode is unique among the three low-power Idle modes, in that it does not disable the primary device clock. For timing sensitive applications, this allows for the fastest resumption of device operation with its more accurate primary clock source, since the clock source does not have to "warm-up" or transition from another oscillator.

PRI_IDLE mode is entered from PRI_RUN mode by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then clear the SCS bits and execute SLEEP. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified by the FOSC<3:0> Configuration bits. The OSTS bit remains set (see Figure 3-6).

When a wake event occurs, the CPU is clocked from the primary clock source. A delay of interval TCSD is required between the wake event and when code execution starts. This is required to allow the CPU to become ready to execute instructions. After the wake-up, the OSTS bit remains set. The IDLEN and SCS bits are not affected by the wake-up (see Figure 3-7).


3.4.2 SEC_IDLE MODE

In SEC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the SOSC oscillator. This mode is entered from SEC_RUN by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set the IDLEN bit first, then set the SCS<1:0> bits to '01' and execute SLEEP. When the clock source is switched to the SOSC oscillator, the primary oscillator is shut down, the OSTS bit is cleared and the SOSCRUN bit is set.


When a wake event occurs, the peripherals continue to be clocked from the SOSC oscillator. After an interval of TCSD following the wake event, the CPU begins executing code being clocked by the SOSC oscillator. The IDLEN and SCS bits are not affected by the wake-up; the SOSC oscillator continues to run (see Figure 3-7).

Note: The SOSC oscillator should already be running prior to entering SEC_IDLE mode. At least one of the secondary oscillator enable bits (SOSCGO, T1SOSCEN, T3SOSCEN or T5SOSCEN) must be set when the SLEEP instruction is executed. Otherwise, the main system clock will continue to operate in the previously selected mode and the corresponding IDLE mode will be entered (i.e., PRI_IDLE or RC IDLE).

FIGURE 3-6: TRANSITION TIMING FOR ENTRY TO IDLE MODE







3.4.3 RC_IDLE MODE

In RC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the internal oscillator block from the HFINTOSC multiplexer output. This mode allows for controllable power conservation during Idle periods.

From RC_RUN, this mode is entered by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, first set IDLEN, then set the SCS1 bit and execute SLEEP. It is recommended that SCS0 also be cleared, although its value is ignored, to maintain software compatibility with future devices. The HFINTOSC multiplexer may be used to select a higher clock frequency by modifying the IRCF bits before executing the SLEEP instruction. When the clock source is switched to the HFINTOSC multiplexer, the primary oscillator is shut down and the OSTS bit is cleared.

If the IRCF bits are set to any non-zero value, or either the INTSRC or MFIOSEL bits are set, the HFINTOSC output is enabled. Either the HFIOFS or the MFIOFS bits become set, after the HFINTOSC output stabilizes after an interval of TIOBST. For information on the HFIOFS and MFIOFS bits, see Table 3-2. Clocks to the peripherals continue while the HFINTOSC source stabilizes. The HFIOFS and MFIOFS bits will remain set if the IRCF bits were previously set at a non-zero value or if INTSRC was set before the SLEEP instruction was executed and the HFINTOSC source was already stable. If the IRCF bits and INTSRC are all clear, the HFINTOSC output will not be enabled, the HFIOFS and MFIOFS bits will remain clear and there will be no indication of the current clock source.

When a wake event occurs, the peripherals continue to be clocked from the HFINTOSC multiplexer output. After a delay of TCSD following the wake event, the CPU begins executing code being clocked by the HFINTOSC multiplexer. The IDLEN and SCS bits are not affected by the wake-up. The LFINTOSC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

3.5 Exiting Idle and Sleep Modes

An exit from Sleep mode or any of the Idle modes is triggered by any one of the following:

- an interrupt
- a Reset
- a Watchdog Time-out

This section discusses the triggers that cause exits from power-managed modes. The clocking subsystem actions are discussed in each of the power-managed modes (see Section 3.2 "Run Modes", Section 3.3 "Sleep Mode" and Section 3.4 "Idle Modes").

3.5.1 EXIT BY INTERRUPT

Any of the available interrupt sources can cause the device to exit from an Idle mode or the Sleep mode to a Run mode. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCON or PIE registers. The exit sequence is initiated when the corresponding interrupt flag bit is set.

The instruction immediately following the SLEEP instruction is executed on all exits by interrupt from Idle or Sleep modes. Code execution then branches to the interrupt vector if the GIE/GIEH bit of the INTCON register is set, otherwise code execution continues without branching (see Section 9.0 "Interrupts").

A fixed delay of interval TCSD following the wake event is required when leaving Sleep and Idle modes. This delay is required for the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

3.5.2 EXIT BY WDT TIME-OUT

A WDT time-out will cause different actions depending on which power-managed mode the device is in when the time-out occurs.

If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in an exit from the power-managed mode (see Section 3.2 "Run Modes" and Section 3.3 "Sleep Mode"). If the device is executing code (all Run modes), the time-out will result in a WDT Reset (see Section 24.2 "Watchdog Timer (WDT)").

The WDT timer and postscaler are cleared by any one of the following:

- executing a **SLEEP** instruction
- executing a CLRWDT instruction
- the loss of the currently selected clock source when the Fail-Safe Clock Monitor is enabled
- modifying the IRCF bits in the OSCCON register when the internal oscillator block is the device clock source

3.5.3 EXIT BY RESET

Exiting Sleep and Idle modes by Reset causes code execution to restart at address 0. See **Section 4.0** "**Reset**" for more details.

The exit delay time from Reset to the start of code execution depends on both the clock sources before and after the wake-up and the type of oscillator. Exit delays are summarized in Table 3-3.

3.5.4 EXIT WITHOUT AN OSCILLATOR START-UP DELAY

Certain exits from power-managed modes do not invoke the OST at all. There are two cases:

- PRI_IDLE mode, where the primary clock source is not stopped and
- the primary clock source is not any of the LP, XT, HS or HSPLL modes.

In these instances, the primary clock source either does not require an oscillator start-up delay since it is already running (PRI_IDLE), or normally does not require an oscillator start-up delay (RC, EC, INTOSC, and INTOSCIO modes). However, a fixed delay of interval TCSD following the wake event is still required when leaving Sleep and Idle modes to allow the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

TABLE 3-3:EXIT DELAY ON WAKE-UP BY RESET FROM SLEEP MODE OR ANY IDLE MODE
(BY CLOCK SOURCES)

Clock Source before Wake-up	Clock Source after Wake-up	Exit Delay	Clock Ready Status Bit (OSCCON)
	LP, XT, HS		
Primary Device Clock	HSPLL	TCSD ⁽¹⁾	OSTS
(PRI_IDLE mode)	EC, RC	1050, 1	
	HFINTOSC ⁽²⁾		IOSF
	LP, XT, HS	Tost ⁽³⁾	
T1OSC or LFINTOSC ⁽¹⁾	HSPLL	Tost + t _{PLL} (3)	OSTS
TIOSC OF LEFINTOSC 7	EC, RC	Tcsd ⁽¹⁾	
	HFINTOSC ⁽¹⁾	TIOBST ⁽⁴⁾	IOSF
	LP, XT, HS	Tost ⁽⁴⁾	
HFINTOSC ⁽²⁾	HSPLL	Tost + t _{PLL} (3)	OSTS
HFINTOSC()	EC, RC	TCSD ⁽¹⁾	
	HFINTOSC ⁽¹⁾	None	IOSF
	LP, XT, HS	Tost ⁽³⁾	
None	HSPLL	Tost + t _{PLL} (3)	OSTS
(Sleep mode)	EC, RC	TCSD ⁽¹⁾	
	HFINTOSC ⁽¹⁾	TIOBST ⁽⁴⁾	IOSF

Note 1: TCSD is a required delay when waking from Sleep and all Idle modes and runs concurrently with any other required delays (see Section 3.4 "Idle Modes"). On Reset, HFINTOSC defaults to 1 MHz.

2: Includes both the HFINTOSC 16 MHz source and postscaler derived frequencies.

3: TOST is the Oscillator Start-up Timer. t_{PLL} is the PLL Lock-out Timer.

4: Execution continues during the HFINTOSC stabilization period, TIOBST.

3.6 Selective Peripheral Module Control

Idle mode allows users to substantially reduce power consumption by stopping the CPU clock. Even so, peripheral modules still remain clocked, and thus, consume power. There may be cases where the application needs what IDLE mode does not provide: the allocation of power resources to the CPU processing with minimal power consumption from the peripherals. PIC18(L)F2X/4XK22 family devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with control bits in the Peripheral Module Disable (PMD) registers. These bits generically named XXXMD are located in control registers PMD0, PMD1 or PMD2. Setting the PMD bit for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and STATUS registers associated with the peripheral are also disabled, so writes to these registers have no effect and read values are invalid.

REGISTER 3-1:	PMD0: PERIPHERAL MODULE DISABLE REGISTER 0

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0 R/W-0	
UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	UART2MD: UART2 Peripheral Module Disable Control bit
	 1 = Module is disabled, Clock Source is disconnected, module does not draw digital power 0 = Module is enabled, Clock Source is connected, module draws digital power
bit 6	UART1MD: UART1 Peripheral Module Disable Control bit
	 1 = Module is disabled, Clock Source is disconnected, module does not draw digital power 0 = Module is enabled, Clock Source is connected, module draws digital power
bit 5	TMR6MD: Timer6 Peripheral Module Disable Control bit
	 1 = Module is disabled, Clock Source is disconnected, module does not draw digital power 0 = Module is enabled, Clock Source is connected, module draws digital power
bit 4	TMR5MD: Timer5 Peripheral Module Disable Control bit
	 1 = Module is disabled, Clock Source is disconnected, module does not draw digital power 0 = Module is enabled, Clock Source is connected, module draws digital power
bit 3	TMR4MD: Timer4 Peripheral Module Disable Control bit
	 1 = Module is disabled, Clock Source is disconnected, module does not draw digital power 0 = Module is enabled, Clock Source is connected, module draws digital power
bit 2	TMR3MD: Timer3 Peripheral Module Disable Control bit
	 1 = Module is disabled, Clock Source is disconnected, module does not draw digital power 0 = Module is enabled, Clock Source is connected, module draws digital power
bit 1	TMR2MD: Timer2 Peripheral Module Disable Control bit
	 1 = Module is disabled, Clock Source is disconnected, module does not draw digital power 0 = Module is enabled, Clock Source is connected, module draws digital power
bit 0	TMR1MD: Timer1 Peripheral Module Disable Control bit
	 1 = Module is disabled, Clock Source is disconnected, module does not draw digital power 0 = Module is enabled, Clock Source is connected, module draws digital power

PIC18(L)F2X/4XK22

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
MSSP2MD	MSSP1MD	_	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD
bit 7				•		•	bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	MSSP2MD: N	ISSP2 Periphe	eral Module Di	sable Control I	oit		
	1 = Module is	s disabled, Clo	ck Source is d	isconnected, n	nodule does not lule draws digita	0 1	ower
bit 6	MSSP1MD: N	ISSP1 Periphe	eral Module Di	sable Control I	oit		
					nodule does not lule draws digita	U 1	ower
bit 5	Unimplemen	ted: Read as '	0'				
bit 4		P5 Peripheral					
					nodule does not lule draws digita	• .	ower
bit 3	CCP4MD: CC	P4 Peripheral	Module Disab	le Control bit			
					nodule does not lule draws digita		ower
bit 2	CCP3MD: CC	P3 Peripheral	Module Disab	le Control bit			
					nodule does not lule draws digita		ower
bit 1		P2 Peripheral					
					nodule does not lule draws digita	• .	ower
bit 0		P1 Peripheral					
					nodule does not lule draws digita	0 1	ower

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	_	—	_	CTMUMD	CMP2MD	CMP1MD	ADCMD	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown	
bit 7-4	Unimplemen	ted: Read as '	כ'					
bit 3	CTMUMD: C	TMU Periphera	I Module Disa	ble Control bit				
					nodule does no	• .	ower	
	0 = Module is	s enabled, Cloc	k Source is c	onnected, mod	lule draws digita	al power		
bit 2	CMP2MD: Co	omparator C2 P	eripheral Moo	dule Disable Co	ontrol bit			
					nodule does no	• .	ower	
		,		,	lule draws digita	al power		
bit 1		omparator C1 P	•					
					nodule does no	• .	ower	
					lule draws digita	a power		
bit 0	ADCMD: ADC Peripheral Module Disable Control bit							
					nodule does no	• .	ower	
	0 = Module is	s enabled, Cloc	K Source IS C	onnectea, mod	lule draws digita	a power		

REGISTER 3-3: PMD2: PERIPHERAL MODULE DISABLE REGISTER 2

4.0 RESET

The PIC18(L)F2X/4XK22 devices differentiate between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during power-managed modes
- d) Watchdog Timer (WDT) Reset (during execution)
- e) Programmable Brown-out Reset (BOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset


This section discusses Resets generated by MCLR, POR and BOR and covers the operation of the various start-up timers. Stack Reset events are covered in Section 5.1.2.4 "Stack Full and Underflow Resets". WDT Resets are covered in Section 24.2 "Watchdog Timer (WDT)". A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 4-1.

4.1 RCON Register

Device Reset events are tracked through the RCON register (Register 4-1). The lower five bits of the register indicate that a specific Reset event has occurred. In most cases, these bits can only be cleared by the event and must be set by the application after the event. The state of these flag bits, taken together, can be read to indicate the type of Reset that just occurred. This is described in more detail in **Section 4.6 "Reset State of Registers"**.

The RCON register also has control bits for setting interrupt priority (IPEN) and software control of the BOR (SBOREN). Interrupt priority is discussed in Section 9.0 "Interrupts". BOR is covered in Section 4.4 "Brown-out Reset (BOR)".





R/W-0/0	R/W-q/u	U-0	R/W-1/q	R-1/q	R-1/q	R/W-q/u	R/W-0/q
IPEN	SBOREN ⁽¹⁾	—	RI	TO	PD	POR ⁽²⁾	BOR
bit 7							bit (
Legend:							
R = Readable		W = Writable			mented bit, read		
'1' = Bit is set	•	'0' = Bit is cle				R/Value at all c	other Resets
x = Bit is unk	known	u = unchang	ed	q = depends	on condition		
bit 7	IPEN: Interru	pt Priority Enal	ole bit				
		iority levels on					
	0 = Disable p	riority levels or	n interrupts (P	IC16CXXX Co	mpatibility mod	e)	
bit 6	SBOREN: BO	OR Software E	nable bit ⁽¹⁾				
	If BOREN<1:						
	1 = BOR is ei 0 = BOR is di						
		0> = 00, 10 or	11.				
		d and read as '					
bit 5	Unimplemen	ted: Read as '	0'				
bit 4	RI: RESET IN	struction Flag b	bit				
	1 = The RES	ET instruction	was not execu	ted (set by firn	nware or Power	-on Reset)	
		ET instruction ecuted Reset o		l causing a de	evice Reset (mu	ust be set in fir	mware after
bit 3	TO: Watchdo	g Time-out Fla	g bit				
		ower-up, CLRW		or sleep insti	ruction		
bit 2	PD: Power-de	own Detection	Flag bit				
		ower-up or by t					
		ecution of the		ction			
bit 1		on Reset Statu					
		r-on Reset occ		act in coffware	offer a Dower	on Doost occur	·••)
bit 0		out Reset Stat	·	set in soltware	aller a Power-	on Reset occur	5)
				(act by firmula			
		-out Reset has -out Reset occ				or Brown-out F	Reset occurs)
Note 1: W	hen CONFIG2L[[2:1] = 01, ther	the SBOREN	Reset state is	s '1'; otherwise,	it is '0'.	
2: Th	ne actual Reset v gister and Secti o	alue of POR is	s determined b	by the type of a	levice Reset. S	ee the notes fol	llowing this
• •							

REGISTER 4-1: RCON: RESET CONTROL REGISTER

3: See Table .

Note 1: Brown-out Reset is indicated when BOR is '0' and POR is '1' (assuming that both POR and BOR were set to '1' by firmware immediately after POR).

2: It is recommended that the POR bit be set after a Power-on Reset has been detected so that subsequent Power-on Resets may be detected.

4.2 Master Clear (MCLR)

The $\overline{\text{MCLR}}$ pin provides a method for triggering an external Reset of the device. A Reset is generated by holding the pin low. These devices have a noise filter in the $\overline{\text{MCLR}}$ Reset path which detects and ignores small pulses. An internal weak <u>pull-up</u> is enabled when the pin is configured as the $\overline{\text{MCLR}}$ input.

The MCLR pin is not driven low by any internal Resets, including the WDT.

In PIC18(L)F2X/4XK22 devices, the MCLR input can be disabled with the MCLRE Configuration bit. When MCLR is disabled, the pin becomes a digital input. See **Section 10.6 "PORTE Registers"** for more information.

4.3 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip whenever VDD rises above a certain threshold. This allows the device to start in the initialized state when VDD is adequate for operation.


To take advantage of the POR circuitry either leave the pin floating, or tie the MCLR pin through a resistor to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified. For a slow rise time, see Figure 4-2.

When the device starts normal operation (i.e., exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure proper operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

POR events are captured by the POR bit of the RCON register. The state of the bit is set to '0' whenever a POR occurs; it does not change for any other Reset event. POR is not reset to '1' by any hardware event. To capture multiple events, the user must manually set the bit to '1' by software following any POR.

FIGURE 4-2:

EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if the VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: $15 \text{ k}\Omega < R < 40 \text{ k}\Omega$ is recommended to make sure that the voltage drop across R does not violate the device's electrical specification.

4.4 Brown-out Reset (BOR)

PIC18(L)F2X/4XK22 devices implement a BOR circuit that provides the user with a number of configuration and power-saving options. The BOR is controlled by the BORV<1:0> and BOREN<1:0> bits of the CONFIG2L Configuration register. There are a total of four BOR configurations which are summarized in Table 4-1.

The BOR threshold is set by the BORV<1:0> bits. If BOR is enabled (any values of BOREN<1:0>, except '00'), any drop of VDD below VBOR for greater than TBOR will reset the device. A Reset may or may not occur if VDD falls below VBOR for less than TBOR. The chip will remain in Brown-out Reset until VDD rises above VBOR.

If the Power-up Timer is enabled, it will be invoked after VDD rises above VBOR; it then will keep the chip in Reset for an additional time delay, TPWRT. If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above VBOR, the Power-up Timer will execute the additional time delay.

BOR and the Power-on Timer (PWRT) are independently configured. Enabling BOR Reset does not automatically enable the PWRT.

The BOR circuit has an output that feeds into the POR circuit and rearms the POR within the operating range of the BOR. This early rearming of the POR ensures that the device will remain in Reset in the event that VDD falls below the operating range of the BOR circuitry.

4.4.1 DETECTING BOR

When BOR is enabled, the $\overline{\text{BOR}}$ bit always resets to '0' on any BOR or POR event. This makes it difficult to determine if a BOR event has occurred just by reading the state of $\overline{\text{BOR}}$ alone. A more reliable method is to simultaneously check the state of both POR and $\overline{\text{BOR}}$. This assumes that the POR and $\overline{\text{BOR}}$ bits are reset to '1' by software immediately after any POR event. If $\overline{\text{BOR}}$ is '0' while $\overline{\text{POR}}$ is '1', it can be reliably assumed that a BOR event has occurred.

4.4.2 SOFTWARE ENABLED BOR

When BOREN<1:0> = 01, the BOR can be enabled or disabled by the user in software. This is done with the SBOREN control bit of the RCON register. Setting SBOREN enables the BOR to function as previously described. Clearing SBOREN disables the BOR entirely. The SBOREN bit operates only in this mode; otherwise it is read as '0'.

Placing the BOR under software control gives the user the additional flexibility of tailoring the application to the environment without having to reprogram the device to change BOR configuration. It also allows the user to tailor device power consumption in software by eliminating the incremental current that the BOR consumes. While the BOR current is typically very small, it may have some impact in low-power applications.

Note:	Even when BOR is under software control,
	the BOR Reset voltage level is still set by
	the BORV<1:0> Configuration bits. It
	cannot be changed by software.

4.4.3 DISABLING BOR IN SLEEP MODE

When BOREN<1:0> = 10, the BOR remains under hardware control and operates as previously described. Whenever the device enters Sleep mode, however, the BOR is automatically disabled. When the device returns to any other operating mode, BOR is automatically re-enabled.

This mode allows for applications to recover from brown-out situations, while actively executing code, when the device requires BOR protection the most. At the same time, it saves additional power in Sleep mode by eliminating the small incremental BOR current.

4.4.4 MINIMUM BOR ENABLE TIME

Enabling the BOR also enables the Fixed Voltage Reference (FVR) when no other peripheral requiring the FVR is active. The BOR becomes active only after the FVR stabilizes. Therefore, to ensure BOR protection, the FVR settling time must be considered when enabling the BOR in software or when the BOR is automatically enabled after waking from Sleep. If the BOR is disabled, in software or by reentering Sleep before the FVR stabilizes, the BOR circuit will not sense a BOR condition. The FVRST bit of the VREFCON0 register can be used to determine FVR stability.

		Status of							
BOREN1	BOREN0	SBOREN (RCON<6>)	BOR Operation						
0	0	Unavailable	BOR disabled; must be enabled by reprogramming the Configuration bits.						
0	1	Available	BOR enabled by software; operation controlled by SBOREN.						
1	0	Unavailable	BOR enabled by hardware in Run and Idle modes, disabled during Sleep mode.						
1	1	Unavailable	BOR enabled by hardware; must be disabled by reprogramming the Configuration bits.						

TABLE 4-1:BOR CONFIGURATIONS

4.5 Device Reset Timers

PIC18(L)F2X/4XK22 devices incorporate three separate on-chip timers that help regulate the Poweron Reset process. Their main function is to ensure that the device clock is stable before code is executed. These timers are:

- Power-up Timer (PWRT)
- Oscillator Start-up Timer (OST)
- PLL Lock Time-out

4.5.1 POWER-UP TIMER (PWRT)

The Power-up Timer (PWRT) of PIC18(L)F2X/4XK22 devices is an 11-bit counter which uses the LFINTOSC source as the clock input. This yields an approximate time interval of 2048 x 32 μ s = 65.6 ms. While the PWRT is counting, the device is held in Reset.

The power-up time delay depends on the LFINTOSC clock and will vary from chip-to-chip due to temperature and process variation.

The PWRT is enabled by clearing the PWRTEN Configuration bit.

4.5.2 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset, or on exit from all power-managed modes that stop the external oscillator.

4.5.3 PLL LOCK TIME-OUT

With the PLL enabled, the time-out sequence following a Power-on Reset is slightly different from other oscillator modes. A separate timer is used to provide a fixed timeout that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock time-out (TPLL) is typically 2 ms and follows the oscillator start-up time-out.

4.5.4 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows:

- 1. After the POR pulse has cleared, PWRT time-out is invoked (if enabled).
- 2. Then, the OST is activated.

The total time-out will vary based on oscillator configuration and the status of the PWRT. Figure 4-3, Figure 4-4, Figure 4-5, Figure 4-6 and Figure 4-7 all depict time-out sequences on power-up, with the Power-up Timer enabled and the device operating in HS Oscillator mode. Figures 4-3 through 4-6 also apply to devices operating in XT or LP modes. For devices in RC mode and with the PWRT disabled, on the other hand, there will be no time-out at all.

Since the time-outs occur from the POR pulse, if $\overline{\text{MCLR}}$ is kept low long enough, all time-outs will expire, after which, bringing $\overline{\text{MCLR}}$ high will allow program execution to begin immediately (Figure 4-5). This is useful for testing purposes or to synchronize more than one PIC[®] MCU device operating in parallel.

TABLE 4-2: TIME-OUT IN VARIOUS SITUATIONS

Oscillator	Power-up ⁽²⁾ ar	Exit from	
Configuration	PWRTEN = 0	PWRTEN = 1	Power-Managed Mode
HSPLL	66 ms ⁽¹⁾ + 1024 Tosc + 2 ms ⁽²⁾	1024 Tosc + 2 ms ⁽²⁾	1024 Tosc + 2 ms ⁽²⁾
HS, XT, LP	66 ms ⁽¹⁾ + 1024 Tosc	1024 Tosc	1024 Tosc
EC, ECIO	66 ms ⁽¹⁾	—	—
RC, RCIO	66 ms ⁽¹⁾	—	—
INTIO1, INTIO2	66 ms ⁽¹⁾		—

Note 1: 66 ms (65.5 ms) is the nominal Power-up Timer (PWRT) delay.

2: 2 ms is the nominal time required for the PLL to lock.

FIGURE 4-3: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD, VDD RISE < TPWRT)





FIGURE 4-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1



PIC18(L)F2X/4XK22






FIGURE 4-6: SLOW RISE TIME (MCLR TIED TO VDD, VDD RISE > TPWRT)



PIC18(L)F2X/4XK22



4.6 Reset State of Registers

Some registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. All other registers are forced to a "Reset state" depending on the type of Reset that occurred.

Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register, \overline{RI} , \overline{TO} , \overline{PD} , \overline{POR} and \overline{BOR} , are set or cleared differently in different Reset situations, as indicated in Table 4-3. These bits are used by software to determine the nature of the Reset.

Table 5-2 describes the Reset states for all of the Special Function Registers. The table identifies differences between Power-On Reset (POR)/Brown-Out Reset (BOR) and all other Resets, (i.e., Master Clear, WDT Resets, STKFUL, STKUNF, etc.). Additionally, the table identifies register bits that are changed when the device receives a wake-up from WDT or other interrupts.

TABLE 4-3:	STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION
	FOR RCON REGISTER

Condition	Program		RCON Register					STKPTR Register		
Condition	Counter	SBOREN	RI	то	PD	POR	BOR	STKFUL	STKUNF	
Power-on Reset	0000h	1	1	1	1	0	0	0	0	
RESET Instruction	0000h	u (2)	0	u	u	u	u	u	u	
Brown-out Reset	0000h	u (2)	1	1	1	u	0	u	u	
MCLR during Power-Managed Run Modes	0000h	u (2)	u	1	u	u	u	u	u	
MCLR during Power-Managed Idle Modes and Sleep Mode	0000h	u (2)	u	1	0	u	u	u	u	
WDT Time-out during Full Power or Power-Managed Run Mode	0000h	_u (2)	u	0	u	u	u	u	u	
MCLR during Full Power Execution	0000h	u (2)	u	u	u	u	u	u	u	
Stack Full Reset (STVREN = 1)	0000h	u (2)	u	u	u	u	u	1	u	
Stack Underflow Reset (STVREN = 1)	0000h	_u (2)	u	u	u	u	u	u	1	
Stack Underflow Error (not an actual Reset, STVREN = 0)	0000h	_u (2)	u	u	u	u	u	u	1	
WDT Time-out during Power-Managed Idle or Sleep Modes	PC + 2	_ປ (2)	u	0	0	u	u	u	u	
Interrupt Exit from Power-Managed Modes	PC + 2 ⁽¹⁾	u (2)	u	u	0	u	u	u	u	

Legend: u = unchanged

Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (008h or 0018h).

2: Reset state is '1' for SBOREN and unchanged for all other Resets when software BOR is enabled (BOREN<1:0> Configuration bits = 01). Otherwise, the Reset state is '0'.

			• • • • • • • • • • • • •						
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
RCON	IPEN	SBOREN	—	RI	TO	PD	POR	BOR	60
STKPTR	STKFUL	STKUNF	_		S	TKPTR<4:	0>		72

TABLE 4-4:REGISTERS ASSOCIATED WITH RESETS

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for Resets.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CONFIG2L	_	—	— BORV<1:0> E		BOREI	N<1:0>	PWRTEN	352	
CONFIG2H	_	—	WDPS<3:0>				WDTEI	N<1:0>	353
CONFIG3H	MCLRE	—	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	354
CONFIG4L	DEBUG	XINST			_	LVP	_	STRVEN	355

TABLE 4-5: CONFIGURATION REGISTERS ASSOCIATED WITH RESETS

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for Resets.

5.0 MEMORY ORGANIZATION

There are three types of memory in PIC18 Enhanced microcontroller devices:

- Program Memory
- Data RAM
- Data EEPROM

As Harvard architecture devices, the data and program memories use separate buses; this allows for concurrent access of the two memory spaces. The data EEPROM, for practical purposes, can be regarded as a peripheral device, since it is addressed and accessed through a set of control registers.

Additional detailed information on the operation of the Flash program memory is provided in **Section 6.0 "Flash Program Memory"**. Data EEPROM is discussed separately in **Section 7.0 "Data EEPROM Memory"**.

5.1 Program Memory Organization

PIC18 microcontrollers implement a 21-bit program counter, which is capable of addressing a 2-Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address will return all '0's (a NOP instruction).

This family of devices contain the following:

- PIC18(L)F23K22, PIC18(L)F43K22: 8 Kbytes of Flash Memory, up to 4,096 single-word instructions
- PIC18(L)F24K22, PIC18(L)F44K22: 16 Kbytes of Flash Memory, up to 8,192 single-word instructions
- PIC18(L)F25K22, PIC18(L)F45K22: 32 Kbytes of Flash Memory, up to 16,384 single-word instructions
- PIC18(L)F26K22, PIC18(L)F46K22: 64 Kbytes of Flash Memory, up to 37,768 single-word instructions

PIC18 devices have two interrupt vectors. The Reset vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.

The program memory map for PIC18(L)F2X/4XK22 devices is shown in Figure 5-1. Memory block details are shown in Figure 20-2.

PIC18(L)F2X/4XK22




FIGURE 5-1: PROGRAM MEMORY MAP AND STACK FOR PIC18(L)F2X/4XK22 DEVICES

5.1.1 PROGRAM COUNTER

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide and is contained in three separate 8-bit registers. The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits; it is not directly readable or writable. Updates to the PCH register are performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCH register. Updates to the PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCU

The contents of PCLATH and PCLATU are transferred to the program counter by any operation that writes PCL. Similarly, the upper two bytes of the program counter are transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see **Section 5.1.4.1 "Computed GOTO"**).

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the Least Significant bit of PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory. The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

5.1.2 RETURN ADDRESS STACK

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC is pushed onto the stack when a CALL or RCALL instruction is executed or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions.

The stack operates as a 31-word by 21-bit RAM and a 5-bit Stack Pointer, STKPTR. The stack space is not part of either program or data space. The Stack Pointer is readable and writable and the address on the top of the stack is readable and writable through the Top-of-Stack (TOS) Special File Registers. Data can also be pushed to, or popped from the stack, using these registers.

A CALL type instruction causes a push onto the stack; the Stack Pointer is first incremented and the location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction following the CALL). A RETURN type instruction causes a pop from the stack; the contents of the location pointed to by the STKPTR are transferred to the PC and then the Stack Pointer is decremented.


The Stack Pointer is initialized to '00000' after all Resets. There is no RAM associated with the location corresponding to a Stack Pointer value of '00000'; this is only a Reset value. Status bits indicate if the stack is full or has overflowed or has underflowed.

5.1.2.1 Top-of-Stack Access

Only the top of the return address stack (TOS) is readable and writable. A set of three registers, TOSU:TOSH:TOSL, hold the contents of the stack location pointed to by the STKPTR register (Figure 5-2). This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU:TOSH:TOSL registers. These values can be placed on a user defined software stack. At return time, the software can return these values to TOSU:TOSH:TOSL and do a return.

The user must disable the Global Interrupt Enable (GIE) bits while accessing the stack to prevent inadvertent stack corruption.

FIGURE 5-2: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS



5.1.2.2 Return Stack Pointer (STKPTR)

The STKPTR register (Register 5-1) contains the Stack Pointer value, the STKFUL (stack full) Status bit and the STKUNF (Stack Underflow) Status bits. The value of the Stack Pointer can be 0 through 31. The Stack Pointer increments before values are pushed onto the stack and decrements after values are popped off the stack. On Reset, the Stack Pointer value will be zero. The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System (RTOS) for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit is cleared by software or by a POR.

The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) Configuration bit. (Refer to **Section 24.1 "Configuration Bits"** for a description of the device Configuration bits.) If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit and reset the device. The STKFUL bit will remain set and the Stack Pointer will be set to zero.

If STVREN is cleared, the STKFUL bit will be set on the 31st push and the Stack Pointer will increment to 31. Any additional pushes will not overwrite the 31st push and STKPTR will remain at 31.

When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and sets the STKUNF bit, while the Stack Pointer remains at zero. The STKUNF bit will remain set until cleared by software or until a POR occurs.

Note: Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the Reset vector, where the stack conditions can be verified and appropriate actions can be taken. This is not the same as a Reset, as the contents of the SFRs are not affected.

5.1.2.3 PUSH and POP Instructions

Since the Top-of-Stack is readable and writable, the ability to push values onto the stack and pull values off the stack without disturbing normal program execution is a desirable feature. The PIC18 instruction set includes two instructions, PUSH and POP, that permit the TOS to be manipulated under software control. TOSU, TOSH and TOSL can be modified to place data or a return address on the stack.

The PUSH instruction places the current PC value onto the stack. This increments the Stack Pointer and loads the current PC value onto the stack.

The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

REGISTER 5-1: STKPTR: STACK POINTER REGISTER

R/C-0	R/C-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
STKFUL ⁽¹⁾	STKUNF ⁽¹⁾	—			STKPTR<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	C = Clearable only bit
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	STKFUL: Stack Full Flag bit ⁽¹⁾
	1 = Stack became full or overflowed 0 = Stack has not become full or overflowed
bit 6	STKUNF: Stack Underflow Flag bit ⁽¹⁾
	1 = Stack Underflow occurred
	0 = Stack Underflow did not occur
bit 5	Unimplemented: Read as '0'
bit 4-0	STKPTR<4:0>: Stack Pointer Location bits

Note 1: Bit 7 and bit 6 are cleared by user software or by a POR.

5.1.2.4 Stack Full and Underflow Resets

Device Resets on Stack Overflow and Stack Underflow conditions are enabled by setting the STVREN bit in Configuration Register 4L. When STVREN is set, a full or underflow will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. When STVREN is cleared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit but not cause a device Reset. The STKFUL or STKUNF bits are cleared by the user software or a Power-on Reset.

5.1.3 FAST REGISTER STACK

A fast register stack is provided for the Status, WREG and BSR registers, to provide a "fast return" option for interrupts. The stack for each register is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the stack registers. The values in the registers are then loaded back into their associated registers if the RETFIE, FAST instruction is used to return from the interrupt.

If both low and high priority interrupts are enabled, the stack registers cannot be used reliably to return from low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values stored by the low priority interrupt will be overwritten. In these cases, users must save the key registers by software during a low priority interrupt.

If interrupt priority is not used, all interrupts may use the fast register stack for returns from interrupt. If no interrupts are used, the fast register stack can be used to restore the Status, WREG and BSR registers at the end of a subroutine call. To use the fast register stack for a subroutine call, a CALL label, FAST instruction must be executed to save the Status, WREG and BSR registers to the fast register stack. A RETURN, FAST instruction is then executed to restore these registers from the fast register stack.

Example 5-1 shows a source code example that uses the fast register stack during a subroutine call and return.

EXAMPLE 5-1: FAST REGISTER STACK CODE EXAMPLE

	-
CALL SUB1, FAST	;STATUS, WREG, BSR
	;SAVED IN FAST REGISTER
	;STACK
•	
•	
SUB1 •	
•	
RETURN, FAST	
	;IN FAST REGISTER STACK

5.1.4 LOOK-UP TABLES IN PROGRAM MEMORY

There may be programming situations that require the creation of data structures, or look-up tables, in program memory. For PIC18 devices, look-up tables can be implemented in two ways:

- Computed GOTO
- Table Reads

5.1.4.1 Computed GOTO

A computed GOTO is accomplished by adding an offset to the program counter. An example is shown in Example 5-2.

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW nn instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW nn instructions that returns the value 'nn' to the calling function.

The offset value (in WREG) specifies the number of bytes that the program counter should advance and should be multiples of 2 (LSb = 0).

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

EXAMPLE 5-2: COMPUTED GOTO USING AN OFFSET VALUE

	MOVF	OFFSET,	W
	CALL	TABLE	
ORG	nn00h		
TABLE	ADDWF	PCL	
	RETLW	nnh	
	RETLW	nnh	
	RETLW	nnh	

5.1.4.2 Table Reads and Table Writes

A better method of storing data in program memory allows two bytes of data to be stored in each instruction location.

Look-up table data may be stored two bytes per program word by using table reads and writes. The Table Pointer (TBLPTR) register specifies the byte address and the Table Latch (TABLAT) register contains the data that is read from or written to program memory. Data is transferred to or from program memory one byte at a time.

Table read and table write operations are discussed further in Section 6.1 "Table Reads and Table Writes".

5.2 PIC18 Instruction Cycle

5.2.1 CLOCKING SCHEME

The microcontroller clock input, whether from an internal or external source, is internally divided by four to generate four non-overlapping quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the program counter is incremented on every Q1; the instruction is fetched from the program memory and latched into the instruction register during Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 5-3.

5.2.2 INSTRUCTION FLOW/PIPELINING

An "Instruction Cycle" consists of four Q cycles: Q1 through Q4. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 5-3).

A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).




FIGURE 5-3: CLOCK/INSTRUCTION CYCLE

EXAMPLE 5-3: INSTRUCTION PIPELINE FLOW

Тсу0	Tcy1	TCY2	TCY3	TCY4	Tcy5
1. MOVLW 55h Fetch 1	Execute 1			·	
2. MOVWF PORTB	Fetch 2	Execute 2		_	
3. BRA SUB_1		Fetch 3	Execute 3		
4. BSF PORTA, BIT3 (Forced NO	P)		Fetch 4	Flush (NOP)	
5. Instruction @ address SUB_1				Fetch SUB_1	Execute SUB_1

All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

5.2.3 INSTRUCTIONS IN PROGRAM MEMORY

The program memory is addressed in bytes. Instructions are stored as either two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSb = 0). To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSb will always read '0' (see Section 5.1.1 "Program Counter").

Figure 5-4 shows an example of how instruction words are stored in the program memory.

The CALL and GOTO instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 5-4 shows how the instruction GOTO 0006h is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. Section 25.0 "Instruction Set Summary" provides further details of the instruction set.

FIGURE 5-4:	INSTRUCTIONS IN PROGRAM MEMORY
-------------	--------------------------------

				LSB = 1	LSB = 0	Word Address \downarrow
	Program N	lemory				000000h
	Byte Locat	ions \rightarrow				000002h
						000004h
						000006h
Instruction 1:	MOVLW	055h		0Fh	55h	000008h
Instruction 2:	GOTO	0006h		EFh	03h	00000Ah
				F0h	00h	00000Ch
Instruction 3:	MOVFF	123h, 45	6h	C1h	23h	00000Eh
				F4h	56h	000010h
						000012h
						000014h

5.2.4 TWO-WORD INSTRUCTIONS

The standard PIC18 instruction set has four two-word instructions: CALL, MOVFF, GOTO and LSFR. In all cases, the second word of the instruction always has '1111' as its four Most Significant bits; the other 12 bits are literal data, usually a data memory address.

The use of '1111' in the 4 MSbs of an instruction specifies a special form of NOP. If the instruction is executed in proper sequence – immediately after the first word – the data in the second word is accessed

and used by the instruction sequence. If the first word is skipped for some reason and the second word is executed by itself, a NOP is executed instead. This is necessary for cases when the two-word instruction is preceded by a conditional instruction that changes the PC. Example 5-4 shows how this works.

Note: See Section 5.6 "PIC18 Instruction Execution and the Extended Instruction Set" for information on two-word instructions in the extended instruction set.

CASE 1:	
Object Code	Source Code
0110 0110 0000 0000	TSTFSZ REG1 ; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2 ; No, skip this word
1111 0100 0101 0110	; Execute this word as a NOP
0010 0100 0000 0000	ADDWF REG3 ; continue code
CASE 2:	
Object Code	Source Code
0110 0110 0000 0000	TSTFSZ REG1 ; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2 ; Yes, execute this word
1111 0100 0101 0110	; 2nd word of instruction
0010 0100 0000 0000	ADDWF REG3 ; continue code

5.3 Data Memory Organization

Note:	The operation of some aspects of data								
	memory are changed when the PIC18								
	extended instruction set is enabled. See								
	Section 5.5 "Data Memory and the								
	Extended Instruction Set" for more								
	information.								

The data memory in PIC18 devices is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. The memory space is divided into as many as 16 banks that contain 256 bytes each. Figures 5-5 through 5-7 show the data memory organization for the PIC18(L)F2X/4XK22 devices.

The data memory contains Special Function Registers (SFRs) and General Purpose Registers (GPRs). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratchpad operations in the user's application. Any read of an unimplemented location will read as '0's.

The instruction set and architecture allow operations across all banks. The entire data memory may be accessed by Direct, Indirect or Indexed Addressing modes. Addressing modes are discussed later in this subsection.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle, PIC18 devices implement an Access Bank. This is a 256-byte memory space that provides fast access to SFRs and the lower portion of GPR Bank 0 without using the Bank Select Register (BSR). **Section 5.3.2 "Access Bank"** provides a detailed description of the Access RAM.

5.3.1 BANK SELECT REGISTER (BSR)

Large areas of data memory require an efficient addressing scheme to make rapid access to any address possible. Ideally, this means that an entire address does not need to be provided for each read or write operation. For PIC18 devices, this is accomplished with a RAM banking scheme. This divides the memory space into 16 contiguous banks of 256 bytes. Depending on the instruction, each location can be addressed directly by its full 12-bit address, or an 8-bit low-order address and a 4-bit Bank Pointer.

Most instructions in the PIC18 instruction set make use of the Bank Pointer, known as the Bank Select Register (BSR). This SFR holds the 4 Most Significant bits of a location's address; the instruction itself includes the 8 Least Significant bits. Only the four lower bits of the BSR are implemented (BSR<3:0>). The upper four bits are unused; they will always read '0' and cannot be written to. The BSR can be loaded directly by using the MOVLB instruction.


The value of the BSR indicates the bank in data memory; the 8 bits in the instruction show the location in the bank and can be thought of as an offset from the bank's lower boundary. The relationship between the BSR's value and the bank division in data memory is shown in Figures 5-5 through 5-7.


Since up to 16 registers may share the same low-order address, the user must always be careful to ensure that the proper bank is selected before performing a data read or write. For example, writing what should be program data to an 8-bit address of F9h while the BSR is 0Fh will end up resetting the program counter.


While any bank can be selected, only those banks that are actually implemented can be read or written to. Writes to unimplemented banks are ignored, while reads from unimplemented banks will return '0's. Even so, the STATUS register will still be affected as if the operation was successful. The data memory maps in Figures 5-5 through 5-7 indicate which banks are implemented.


In the core PIC18 instruction set, only the MOVFF instruction fully specifies the 12-bit address of the source and target registers. This instruction ignores the BSR completely when it executes. All other instructions include only the low-order address as an operand and must use either the BSR or the Access Bank to locate their target registers.

BSR<3:0>		Data Manager M	-	When 'a' = 0:					
D3R~3.0/		Data Memory Ma	ρ	The BSR is ignored and the					
	00h	Access RAM	000h	Access Bank is used.					
= 0000	Bank 0		05Fh \ 060h \	The first 96 bytes are					
	FFh	GPR	0FFh \	general purpose RAM (from Bank 0).					
= 0001	00h Bank 1	GPR	100h	The second 160 bytes are					
	FFh	0 TK	1FFh	Special Function Registers					
= 0010	00h Bank 2		200h	(from Bank 15).					
	FFh		2FFh	When 'a' = 1:					
= 0011	00h		300h	The BSR specifies the Bank					
► •	Bank 3			used by the instruction.					
- 0100	FFh 00h		3FFh 400h						
= 0100	Bank 4								
	FFh		4FFh 500h						
= 0101	00h Bank 5		30011						
	FFh		5FFh						
= 0110	00h Bank 6		600h						
	FFh		6FFh	Access Bank					
= 0111	00h Bank 7		700h	Access RAM Low					
	FFh		7FFh	Access RAM Low 5Fh Access RAM High 60h					
= 1000	00h		800h	(SFRs) FFh					
	Bank 8								
= 1001	FFh 00h	Unused	8FFh 900h						
- 1001	Bank 9	Read 00h							
	FFh		9FFh						
= 1010	00h Bank 10		A00h						
	FFh		AFFh						
= 1011	00h Bank 11		B00h						
	FFh		BFFh	/					
= 1100	006		C00h	/					
► ►	Dalik 12								
= 1101	FFh		CFFh D00h						
	Bank 13 ^{00h}								
	FFh		DFFh E00h						
= 1110	00h Bank 14								
	FFh		EFFh						
= 1111	00h Bank 15	Unused	F00h F37h						
	Dalik 10	SFR ⁽¹⁾	F38h /	Note 1: Addresses F38h through F5Fh are					
			F5Fh F60h	also used by SFRs, but are not					
		SFR		part of the Access RAM. Users must always use the complete					
		SFK		address or load the proper BSR					
	FFh		FFFh	value to access these registers.					









5.3.2 ACCESS BANK

While the use of the BSR with an embedded 8-bit address allows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected. Otherwise, data may be read from or written to the wrong location. This can be disastrous if a GPR is the intended target of an operation, but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 96 bytes of memory (00h-5Fh) in Bank 0 and the last 160 bytes of memory (60h-FFh) in Block 15. The lower half is known as the "Access RAM" and is composed of GPRs. This upper half is also where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an 8-bit address (Figures 5-5 through 5-7).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0', however, the instruction is forced to use the Access Bank address map; the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle, without updating the BSR first. For 8-bit addresses of 60h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 60h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient context saving and switching of variables.

The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST Configuration bit = 1). This is discussed in more detail in Section 5.5.3 "Mapping the Access Bank in Indexed Literal Offset Mode".

5.3.3 GENERAL PURPOSE REGISTER FILE

PIC18 devices may have banked memory in the GPR area. This is data RAM, which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

5.3.4 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. SFRs start at the top of data memory (FFFh) and extend downward to occupy the top portion of Bank 15 (F38h to FFFh). A list of these registers is given in Table 5-1 and Table 5-2.

The SFRs can be classified into two sets: those associated with the "core" device functionality (ALU, Resets and interrupts) and those related to the peripheral functions. The Reset and interrupt registers are described in their respective chapters, while the ALU's STATUS register is described later in this section. Registers related to the operation of a peripheral feature are described in the chapter for that peripheral.

The SFRs are typically distributed among the peripherals whose functions they control. Unused SFR locations are unimplemented and read as '0's.

Address	Name	Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FD7h	TMR0H	FAFh	SPBRG1	F87h	(2)	F5Fh	CCPR3H
FFEh	TOSH	FD6h	TMR0L	FAEh	RCREG1	F86h	(2)	F5Eh	CCPR3L
FFDh	TOSL	FD5h	TOCON	FADh	TXREG1	F85h	(2)	F5Dh	CCP3CON
FFCh	STKPTR	FD4h	(2)	FACh	TXSTA1	F84h	PORTE	F5Ch	PWM3CON
FFBh	PCLATU	FD3h	OSCCON	FABh	RCSTA1	F83h	PORTD ⁽³⁾	F5Bh	ECCP3AS
FFAh	PCLATH	FD2h	OSCCON2	FAAh	EEADRH ⁽⁴⁾	F82h	PORTC	F5Ah	PSTR3CON
FF9h	PCL	FD1h	WDTCON	FA9h	EEADR	F81h	PORTB	F59h	CCPR4H
FF8h	TBLPTRU	FD0h	RCON	FA8h	EEDATA	F80h	PORTA	F58h	CCPR4L
FF7h	TBLPTRH	FCFh	TMR1H	FA7h	EECON2 ⁽¹⁾	F7Fh	IPR5	F57h	CCP4CON
FF6h	TBLPTRL	FCEh	TMR1L	FA6h	EECON1	F7Eh	PIR5	F56h	CCPR5H
FF5h	TABLAT	FCDh	T1CON	FA5h	IPR3	F7Dh	PIE5	F55h	CCPR5L
FF4h	PRODH	FCCh	T1GCON	FA4h	PIR3	F7Ch	IPR4	F54h	CCP5CON
FF3h	PRODL	FCBh	SSP1CON3	FA3h	PIE3	F7Bh	PIR4	F53h	TMR4
FF2h	INTCON	FCAh	SSP1MSK	FA2h	IPR2	F7Ah	PIE4	F52h	PR4
FF1h	INTCON2	FC9h	SSP1BUF	FA1h	PIR2	F79h	CM1CON0	F51h	T4CON
FF0h	INTCON3	FC8h	SSP1ADD	FA0h	PIE2	F78h	CM2CON0	F50h	TMR5H
FEFh	INDF0 ⁽¹⁾	FC7h	SSP1STAT	F9Fh	IPR1	F77h	CM2CON1	F4Fh	TMR5L
FEEh	POSTINC0 ⁽¹⁾	FC6h	SSP1CON1	F9Eh	PIR1	F76h	SPBRGH2	F4Eh	T5CON
FEDh	POSTDEC0 ⁽¹⁾	FC5h	SSP1CON2	F9Dh	PIE1	F75h	SPBRG2	F4Dh	T5GCON
FECh	PREINC0 ⁽¹⁾	FC4h	ADRESH	F9Ch	HLVDCON	F74h	RCREG2	F4Ch	TMR6
FEBh	PLUSW0 ⁽¹⁾	FC3h	ADRESL	F9Bh	OSCTUNE	F73h	TXREG2	F4Bh	PR6
FEAh	FSR0H	FC2h	ADCON0	F9Ah	(2)	F72h	TXSTA2	F4Ah	T6CON
FE9h	FSR0L	FC1h	ADCON1	F99h	(2)	F71h	RCSTA2	F49h	CCPTMRS0
FE8h	WREG	FC0h	ADCON2	F98h	(2)	F70h	BAUDCON2	F48h	CCPTMRS1
FE7h	INDF1 ⁽¹⁾	FBFh	CCPR1H	F97h	(2)	F6Fh	SSP2BUF	F47h	SRCON0
FE6h	POSTINC1 ⁽¹⁾	FBEh	CCPR1L	F96h	TRISE	F6Eh	SSP2ADD	F46h	SRCON1
FE5h	POSTDEC1 ⁽¹⁾	FBDh	CCP1CON	F95h	TRISD ⁽³⁾	F6Dh	SSP2STAT	F45h	CTMUCONH
FE4h	PREINC1 ⁽¹⁾	FBCh	TMR2	F94h	TRISC	F6Ch	SSP2CON1	F44h	CTMUCONL
FE3h	PLUSW1 ⁽¹⁾	FBBh	PR2	F93h	TRISB	F6Bh	SSP2CON2	F43h	CTMUICON
FE2h	FSR1H	FBAh	T2CON	F92h	TRISA	F6Ah	SSP2MSK	F42h	VREFCON0
FE1h	FSR1L	FB9h	PSTR1CON	F91h	(2)	F69h	SSP2CON3	F41h	VREFCON1
FE0h	BSR	FB8h	BAUDCON1	F90h	(2)	F68h	CCPR2H	F40h	VREFCON2
FDFh	INDF2 ⁽¹⁾	FB7h	PWM1CON	F8Fh	(2)	F67h	CCPR2L	F3Fh	PMD0
FDEh		FB6h		F8Eh	(2)	F66h	CCP2CON	F3Eh	PMD1
FDDh	POSTDEC2 ⁽¹⁾	FB5h	(2)	F8Dh	LATE ⁽³⁾	F65h	PWM2CON	F3Dh	PMD2
FDCh	PREINC2 ⁽¹⁾	FB4h	T3GCON	F8Ch	LATD ⁽³⁾	F64h	ECCP2AS	F3Ch	ANSELE
FDBh	PLUSW2 ⁽¹⁾	FB3h	TMR3H	F8Bh	LATC	F63h	PSTR2CON	F3Bh	ANSELD
FDAh	FSR2H	FB2h	TMR3L	F8Ah	LATB	F62h	IOCB	F3Ah	ANSELC
FD9h	FSR2L	FB1h	T3CON	F89h	LATA	F61h	WPUB	F39h	ANSELB
FD8h	STATUS	FB0h	SPBRGH1	F88h	(2)	F60h	SLRCON	F38h	ANSELA

SPECIAL FUNCTION REGISTER MAP FOR PIC18(L)F2X/4XK22 DEVICES TABLE 5-1:

Note1:This is not a physical register.2:Unimplemented registers are read as '0'.3:PIC18(L)F4XK22 devices only.

4: PIC18(L)F26K22 and PIC18(L)F46K22 devices only.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		i <u>e on</u> , BOR	
FFFh	TOSU	— — — Top-of-Stack, Upper Byte (TOS<20:16>)										
FFEh	TOSH			Тор-	-of-Stack, High	Byte (TOS<15	5:8>)			0000	0000	
FFDh	TOSL			Тор	o-of-Stack, Low	/ Byte (TOS<7:	:0>)			0000	0000	
FFCh	STKPTR	STKFUL	STKFUL STKUNF — STKPTR<4:0>									
FFBh	PCLATU	_	— — Holding Register for PC<20:16>									
FFAh	PCLATH			H	Holding Registe	er for PC<15:8	>			0000	0000	
FF9h	PCL		Holding Register for PC<7:0>									
FF8h	TBLPTRU	_	_	Pr	ogram Memor	y Table Pointer	r Upper Byte(T	BLPTR<21:16	S>)	00	0000	
FF7h	TBLPTRH		F	Program Memo	ory Table Point	er High Byte(T	BLPTR<15:8>)		0000	0000	
FF6h	TBLPTRL		Р	rogram Memo	ory Table Point	er Low Byte(TE	BLPTR<7:0>)			0000	0000	
FF5h	TABLAT				Program Mem	ory Table Latc	h			0000	0000	
FF4h	PRODH				Product Regis	ter, High Byte				XXXX	XXXX	
FF3h	PRODL				Product Regis	ter, Low Byte				XXXX	XXXX	
FF2h	INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000	000x	
FF1h	INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	_	RBIP	1111	-1-1	
FF0h	INTCON3	INT2IP	INT1IP	_	INT2IE	INT1IE	_	INT2IF	INT1IF	11-0	0-00	
FEFh	INDF0	Uses cont	ents of FSR0	to address da	ta memory – v	alue of FSR0 n	not changed (n	ot a physical r	egister)			
FEEh	POSTINCO						ost-incremente		• /			
FEDh	POSTDEC0						ost-decrement	· · ·	e ,			
FECh	PREINC0				,		ore-incremented	(1)	0 ,			
FEBh	PLUSW0					ie of FSR0 pre	-incremented (• /			
FEAh	FSR0H	_	_	_	_	Indirect Dat	a Memory Add	ress Pointer 0), High Byte		0000	
FE9h	FSR0L	In	direct Data Me	emory Addres	s Pointer 0, Lo	w Byte				XXXX	XXXX	
FE8h	WREG			1	Working Regis	ter				XXXX	XXXX	
FE7h	INDF1	Uses cor	tents of FSR1	I to address d	ata memory –	value of FSR1	not changed (not a physical	register)			
FE6h	POSTINC1				ļ		post-incremen		• <i>i</i>			
FE5h	POSTDEC1						post-decreme					
FE4h	PREINC1						pre-increment	· · ·	, ,			
FE3h	PLUSW1				memory - val		e-incremented		v ,			
FE2h	FSR1H	—	—	—	—	Indirect Dat	a Memory Add	ress Pointer 1	, High Byte		0000	
FE1h	FSR1L			Indirect Data I	Memory Addre	ss Pointer 1, L	ow Byte			XXXX	XXXX	
FE0h	BSR	_	_	_	_		Bank Selec	t Register			0000	
FDFh	INDF2	Uses co	ntents of FSR	2 to address d	lata memory –	value of FSR2	2 not changed (not a physical	l register)			
FDEh	POSTINC2	Uses co	ntents of FSR2	2 to address d	ata memory -	value of FSR2	post-incremer	nted (not a phy	sical register)			
FDDh	POSTDEC2						post-decreme)		
FDCh	PREINC2						2 pre-incremen	· ·	, ,			
FDBh	PLUSW2	Uses conter	nts of FSR2 to	address data		ue of FSR2 pre 2 offset by W	e-incremented	(not a physica	al register) –			
FDAh	FSR2H	_	—	_	_	Indirect Dat	a Memory Add	ress Pointer 2	2, High Byte		0000	
FD9h	FSR2L		Ii	ndirect Data M	lemory Addres	s Pointer 2, Lo	ow Byte			xxxx	XXXX	
FD8h	STATUS	_	—	_	N	OV	Z	DC	С	x	XXXX	
FD7h	TMR0H		1	I	Timer0 Registe	er, High Byte	I	1			0000	
FD6h	TMR0L				Timer0 Regist						XXXX	
FD5h	TOCON	TMR00N	T08BIT	TOCS	TOSE	PSA		T0PS<2:0>			1111	
FD3h	OSCCON	IDLEN		IRCF<2:0>		OSTS	HFIOFS		<1:0>		q000	
					MFIOSEL	0010		000		0011	1000	

TABLE 5-2: REGISTER FILE SUMMARY FOR PIC18(L)F2X/4XK22 DEVICES

Legend: $\rm x$ = unknown, $\rm u$ = unchanged, — = unimplemented, $\rm q$ = value depends on condition

Note 1: PIC18(L)F4XK22 devices only.

PIC18(L)F2XK22 devices only.
 PIC18(L)F23/24K22 and PIC18(L)F43/44K22 devices only.

PIC18(L)F26K22 and PIC18(L)F46K22 devices only. 4:

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	<u>Value c</u> POR, B			
FD1h	WDTCON	-	—	—	—	_	-	—	SWDTEN		0		
FD0h	RCON	IPEN	SBOREN	—	RI	TO	PD	POR	BOR	01-1 11	100		
FCFh	TMR1H		Timer1 Register, High Byte										
FCEh	TMR1L				Timer1 Registe	er, Low Byte				XXXX XX	xxx		
FCDh	T1CON	TMR1CS<1:0> T1CKPS<1:0> T1SOSCEN T1SYNC T1RD16 TMR1ON									000		
FCCh	T1GCON	TMR1GE	TMR1GE T1GPOL T1GTM T1GSPM T <u>1GGO</u> / DONE T1GVAL T1GSS<1:0>							0000 xx	x00		
FCBh	SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000 00	000		
FCAh	SSP1MSK		SSP1 MASK Register bits										
FC9h	SSP1BUF		SSP1 Receive Buffer/Transmit Register										
FC8h	SSP1ADD	SSP1	Address Regis	ster in I ² C Sla	ve Mode. SSP	1 Baud Rate R	eload Register	in I ² C Master	Mode	0000 00	000		
FC7h	SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 00	000		
FC6h	SSP1CON1	WCOL	SSPOV	SSPEN	CKP		SSPM	<3:0>		0000 00	000		
FC5h	SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 00	000		
FC4h	ADRESH				A/D Result,	High Byte				XXXX XX	xxx		
FC3h	ADRESL				A/D Result,	Low Byte				XXXX XX	XXX		
FC2h	ADCON0	-			CHS<4:0>			GO/DONE	ADON	00 00	000		
FC1h	ADCON1	TRIGSEL	—	—	—	PVCF	G<1:0>	NVCF	G<1:0>	0 00	000		
FC0h	ADCON2	ADFM – ACQT<2:0> ADCS<2:0>							0-00 00	000			
FBFh	CCPR1H		Capture/Compare/PWM Register 1, High Byte										
FBEh	CCPR1L			Captur	e/Compare/PV	/M Register 1,	Low Byte			XXXX XX	xxx		
FBDh	CCP1CON	P1M	<1:0>	DC1E	3<1:0>		CCP1N	1<3:0>		0000 00	000		
FBCh	TMR2				Timer2 F	Register				0000 00	000		
FBBh	PR2				Timer2 Peri	od Register				1111 11	111		
FBAh	T2CON	_		T2OUT	PS<3:0>		TMR2ON	T2CKP	S<1:0>	-000 00	000		
FB9h	PSTR1CON	_	_	_	STR1SYNC	STR1D	STR1C	STR1B	STR1A	0 00	001		
FB8h	BAUDCON1	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	_	WUE	ABDEN	0100 0-	-00		
FB7h	PWM1CON	P1RSEN				P1DC<6:0>				0000 00	000		
FB6h	ECCP1AS	CCP1ASE		CCP1AS<2:0	>	P1SSA	.C<1:0>	P1SSB	D<1:0>	0000 00	000		
FB4h	T3GCON	TMR3GE	T3GPOL	T3GTM	T3GSPM	T <u>3GGO</u> / DONE	T3GVAL	Т30	SSS	0000 02	x00		
FB3h	TMR3H				Timer3 Registe	er, High Byte				XXXX XX	XXX		
FB2h	TMR3L				Timer3 Registe	er, Low Byte				XXXX XX	xxx		
FB1h	T3CON	TMR3C	S<1:0>	T3CKF	PS<1:0>	T3SOSCEN	T3SYNC	T3RD16	TMR3ON	0000 00	000		
FB0h	SPBRGH1			EUSAR	T1 Baud Rate	Generator, Hig	ıh Byte			0000 00	000		
FAFh	SPBRG1			EUSAR	T1 Baud Rate	Generator, Lov	w Byte			0000 00	000		
FAEh	RCREG1			EUSAR	T1 Receive Re	gister				0000 00	000		
FADh	TXREG1			EUSAR	T1 Transmit R	egister				0000 00	000		
FACh	TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 00	010		
FABh	RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 00	00x		
FAAh	EEADRH ⁽⁵⁾	_	-	_	_	-	_	EEADI	R<9:8>		-00		
FA9h	EEADR				EEAD	R<7:0>				0000 00	000		
FA8h	EEDATA				EEPROM Da	ta Register				0000 00	000		
FA7h	EECON2			EEPROM Co	ontrol Register	2 (not a physic	cal register)				-00		
FA6h	EECON1	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD	xx-0 x(000		
FA5h	IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	CTMUIP	TMR5GIP	TMR3GIP	TMR1GIP	0000 00	000		
FA4h	PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF	0000 00	000		
FA3h	PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE	0000 00	000		

TABLE 5-2:	REGISTER FILE SUMMARY FOR PIC18(L)F2X/4XK22 DEVICES

Legend: $\rm x$ = unknown, $\rm u$ = unchanged, — = unimplemented, $\rm q$ = value depends on condition

PIC18(L)F4XK22 devices only. Note 1:

PIC18(L)F2XK22 devices only. 2:

PIC18(L)F23/24K22 and PIC18(L)F43/44K22 devices only. PIC18(L)F26K22 and PIC18(L)F46K22 devices only. 3:

4:

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	<u>Value on</u> POR, BOR
FA2h	IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	1111 1111
FA1h	PIR2	OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	0000 0000
FA0h	PIE2	OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	0000 0000
F9Fh	IPR1	_	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	-111 1111
F9Eh	PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	-000 0000
F9Dh	PIE1	_	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	-000 0000
F9Ch	HLVDCON	VDIRMAG	BGVST	IRVST	HLVDEN		HLVDL	<3:0>	•	0000 0000
F9Bh	OSCTUNE	INTSRC	PLLEN			TUN	<5:0>			00xx xxxx
F96h	TRISE	WPUE3	_	_	_	_	TRISE2 ⁽¹⁾	TRISE1 ⁽¹⁾	TRISE0 ⁽¹⁾	1111
F95h	TRISD ⁽¹⁾	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	1111 1111
F94h	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111
F93h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111
F92h	TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111
F8Dh	LATE ⁽¹⁾	—	—	—	_	_	LATE2	LATE1	LATE0	xxx
F8Ch	LATD ⁽¹⁾	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	XXXX XXXX
F8Bh	LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	XXXX XXXX
F8Ah	LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	XXXX XXXX
F89h	LATA	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	XXXX XXXX
	PORTE ⁽²⁾	_	_	_	_	RE3	_	_	_	x
F84h	PORTE ⁽¹⁾	_	_	_	_	RE3	RE2	RE1	RE0	x000
F83h	PORTD ⁽¹⁾	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	0000 0000
F82h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	0000 00xx
F81h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxx0 0000
F80h	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xx0x 0000
F7Fh	IPR5	_	_	_	_	_	TMR6IP	TMR5IP	TMR4IP	111
F7Eh	PIR5	_	_	_	_	_	TMR6IF	TMR5IF	TMR4IF	111
F7Dh	PIE5	_	_	_	_	_	TMR6IE	TMR5IE	TMR4IE	000
F7Ch	IPR4	_	_	_	_	_	CCP5IP	CCP4IP	CCP3IP	000
F7Bh	PIR4	_	_	_	_	_	CCP5IF	CCP4IF	CCP3IF	000
F7Ah	PIE4	_	_	_	_	_	CCP5IE	CCP4IE	CCP3IE	000
F79h	CM1CON0	C10N	C10UT	C10E	C1POL	C1SP	C1R	C1CH	<1:0>	0000 1000
F78h	CM2CON0	C2ON	C2OUT	C2OE	C2POL	C2SP	C2R		1<1:0>	0000 1000
F77h	CM2CON1	MC10UT	MC2OUT	C1RSEL	C2RSEL	C1HYS	C2HYS	C1SYNC	C2SYNC	0000 0000
F76h	SPBRGH2				T2 Baud Rate					0000 0000
F75h	SPBRG2				T2 Baud Rate		• •			0000 0000
F74h	RCREG2				T2 Receive Re					0000 0000
F73h	TXREG2				T2 Transmit R					0000 0000
F72h	TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010
F71h	RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x
F70h	BAUDCON2	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	_	WUE	ABDEN	01x0 0-00
F6Fh	SSP2BUF	7.0001	NOIDE		Receive Buffer		ister		, CDLIN	XXXX XXXX
F6Eh	SSP2B01	SSP2 Ad	tress Renister			9	bad Register in	I ² C Master M	ode	0000 0000
F6Dh	SSP2ADD SSP2STAT	SMP	CKE	D/A	P	Sauu Rale Reit	R/W	UA	BF	0000 0000
F6Ch	SSP2STAT SSP2CON1	WCOL	SSPOV	SSPEN	CKP	3	SSPM			0000 0000
F6Bh	SSP2CON1 SSP2CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	<3.0> RSEN	SEN	
F6Ah	SSP2CON2 SSP2MSK	GUEN	AUNOTAL	ACADI	SSP1 MASK F		FEIN	NJEN	JEIN	0000 0000
F69h	SSP2MSK SSP2CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	1111 1111 0000 0000
Legend:					T = value deper			ATTEN	DHEN	0000 0000

TABLE 5-2: REGISTER FILE SUMMARY FOR PIC18(L)F2X/4XK22 DEVICES

Legend: $\rm x$ = unknown, $\rm u$ = unchanged, — = unimplemented, $\rm q$ = value depends on condition

Note 1: PIC18(L)F4XK22 devices only.

PIC18(L)F2XK22 devices only.
 PIC18(L)F23/24K22 and PIC18(L)F43/44K22 devices only.

PIC18(L)F26K22 and PIC18(L)F46K22 devices only. 4:

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	<u>Value</u> POR, E	
F68h	CCPR2H	Capture/Compare/PWM Register 2, High Byte							XXXX X	xxxx	
F67h	CCPR2L	Capture/Compare/PWM Register 2, Low Byte								XXXX X	xxx
F66h	CCP2CON	P2M<	<1:0>	DC2E	3<1:0>		CCP2N	1<3:0>		0000 0)000
F65h	PWM2CON	P2RSEN				P2DC<6:0>				0000 0)000
F64h	ECCP2AS	CCP2ASE		CCP2AS<2:0	>	P2SSA	C<1:0>	P2SSB	D<1:0>	0000 0	0000
F63h	PSTR2CON	_	—	_	STR2SYNC	STR2D	STR2C	STR2B	STR2A	0 0	001
F62h	IOCB	IOCB7	IOCB6	IOCB5	IOCB4	—	_	—	_	1111 -	
F61h	WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	1111 1	1111
F60h	SLRCON ⁽²⁾		—	_	_	_	SLRC	SLRB	SLRA		-111
FUUI	SLRCON ⁽¹⁾	_	—	_	SLRE	SLRD	SLRC	SLRB	SLRA	1 1	1111
F5Fh	CCPR3H			Capture/	Compare/PWN	I Register 3, H	igh Byte			XXXX X	(XXX
F5Eh	CCPR3L			Capture/	Compare/PWN	A Register 3, Lo	ow Byte			XXXX X	(XXX
F5Dh	CCP3CON	P3M<	<1:0>	DC3E	3<1:0>		CCP3N	1<3:0>		0000 0	0000
F5Ch	PWM3CON	P3RSEN				P3DC<6:0>				0000 0	0000
F5Bh	ECCP3AS	CCP3ASE		CCP3AS<2:0	>	P3SSA	C<1:0>	P3SSB	D<1:0>	0000 0)000
F5Ah	PSTR3CON		—		STR3SYNC	STR3D	STR3C	STR3B	STR3A	0 0)001
F59h	CCPR4H			Capture/	Compare/PW	I Register 4, ⊦	ligh Byte			XXXX X	xxx
F58h	CCPR4L			Capture/	Compare/PWI	VI Register 4, L	ow Byte			XXXX X	xxx
F57h	CCP4CON	_	_	DC4E	3<1:0>		CCP4N		00 0	0000	
F56h	CCPR5H			Capture/	Compare/PWI	I Register 5, ⊦	ligh Byte			XXXX X	<xxx< td=""></xxx<>
F55h	CCPR5L			Capture/	Compare/PWI	VI Register 5, L	ow Byte			XXXX X	<xxx< td=""></xxx<>
F54h	CCP5CON		_	DC5E	3<1:0>		CCP5N	1<3:0>		00 0	0000
F53h	TMR4	Timer4 Register							0000 0	0000	
F52h	PR4				Timer4 Pe	riod Register				1111 1	1111
F51h	T4CON	_		T4OUT	PS<3:0>		TMR4ON	T4CKP	S<1:0>	-000 0	0000
F50h	TMR5H				Timer5 Regist	er, High Byte				0000 0	0000
F4Fh	TMR5L				Timer5 Regist	er, Low Byte				0000 0	0000
F4Eh	T5CON	TMR5C	:S<1:0>	T5CKF	T5CKPS<1:0> T5SOSCEN		T5SYNC	T5RD16	TMR5ON	0000 0	0000
F4Dh	T5GCON	TMR5GE	T5GPOL	T5GTM	T5GSPM	T <u>5GGO</u> / DONE	T5GVAL	T50	SSS	0000 0)x00
F4Ch	TMR6		Timer6 Register						0000 0	0000	
F4Bh	PR6				Timer6 Period	Register				1111 1	1111
F4Ah	T6CON	_		T6OUT	PS<3:0>		TMR6ON	T6CKP	S<1:0>	-000 0	0000
F49h	CCPTMRS0	C3TSE	L<1:0>	_	C2TSE	L<1:0>	—	C1TSE	L<1:0>	00-0 0	00-0
F48h	CCPTMRS1		_	_	_	C5TSE	L<1:0>	C4TSE	L<1:0>	C	0000
F47h	SRCON0	SRLEN		SRCLK<2:0>		SRQEN	SRNQEN	SRPS	SRPR	0000 0	0000
F46h	SRCON1	SRSPE	SRSCKE	SRSC2E	SRSC1E	SRRPE	SRRCKE	SRRC2E	SRRC1E	0000 0	0000
F45h	CTMUCONH	CTMUEN	_	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG	0000 0	0000
F44h	CTMUCONL	EDG2POL	EDG2S	EL<1:0>	EDG1POL	EDG1S	EL<1:0>	EDG2STAT	EDG1STAT	0000 0	0000
F43h	CTMUICON		•	ITRI	VI<5:0>	•		IRNG	<1:0>	0000 0	0000
F42h	VREFCON0	FVREN	FVRST	FVRS	6<1:0>	_	_	—	_	0001 -	
F41h	VREFCON1	DACEN	DACLPS	DACOE	_	DACPS	SS<1:0>	_	DACNSS	000-0)0-0
F40h	VREFCON2	_	_	_			DACR<4:0>		1	0 0	
F3Fh	PMD0	UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	0000 0	
F3Eh	PMD1	MSSP2MD	MSSP1MD	_	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	00-0 0	
F3Dh	PMD2		_	_	_	CTMUMD	CMP2MD	CMP1MD	ADCMD	0	
F3Ch	ANSELE ⁽¹⁾	_	_	_	_	_	ANSE2	ANSE1	ANSE0		
1 3011			1	1	l	L					

 TABLE 5-2:
 REGISTER FILE SUMMARY FOR PIC18(L)F2X/4XK22 DEVICES

 $\label{eq:Legend: Legend: Legend: Legend: u = unchanged, --= unimplemented, q = value depends on condition$

Note 1: PIC18(L)F4XK22 devices only.

2: PIC18(L)F2XK22 devices only.

3: PIC18(L)F23/24K22 and PIC18(L)F43/44K22 devices only.

4: PIC18(L)F26K22 and PIC18(L)F46K22 devices only.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	<u>Value on</u> POR, BOR
F3Ah	ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	_	_	1111 11
F39h	ANSELB	_	_	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	11 1111
F38h	ANSELA	_	_	ANSA5	_	ANSA3	ANSA2	ANSA1	ANSA0	1- 1111

TABLE 5-2: REGISTER FILE SUMMARY FOR PIC18(L)F2X/4XK22 DEVICES

Legend: x = unknown, u = unchanged, ---= unimplemented, q = value depends on condition

Note 1: PIC18(L)F4XK22 devices only.

2: PIC18(L)F2XK22 devices only.

3: PIC18(L)F23/24K22 and PIC18(L)F43/44K22 devices only.

4: PIC18(L)F26K22 and PIC18(L)F46K22 devices only.

5.3.5 STATUS REGISTER

The STATUS register, shown in Register 5-2, contains the arithmetic status of the ALU. As with any other SFR, it can be the operand for any instruction.

If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, the results of the instruction are not written; instead, the STATUS register is updated according to the instruction performed. Therefore, the result of an instruction with the STATUS register as its destination may be different than intended. As an example, CLRF STATUS will set the Z bit and leave the remaining Status bits unchanged ('000u u1uu'). It is recommended that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C, DC, OV or N bits in the STATUS register.

For other instructions that do not affect Status bits, see the instruction set summaries in Table 25.2 and Table 25-3.

Note: The C and DC bits operate as the borrow and digit borrow bits, respectively, in subtraction.

REGISTER 5-2: STATUS: STATUS REGISTER

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	_		N	OV	Z	DC ⁽¹⁾	C ⁽¹⁾
bit 7						l	bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7-5	-	ented: Read as	0,				
bit 4	N: Negative				11 · · · · · · · · ·		c.
	ALU MSB	sed for signed a	rithmetic (two	s complement).	It indicates who	ether the result	was negative
	•	,					
		vas negative vas positive					
bit 3	OV: Overflo	•					
	This bit is u	sed for signed a	rithmetic (two	's complement)	. It indicates an	overflow of the	e 7-bit magni-
	tude which	causes the sign	bit (bit 7 of the	e result) to char	nge state.		
	1 = Overflov	w occurred for si	gned arithme	tic (in this arithn	metic operation))	
	0 = No over	flow occurred					
bit 2	Z: Zero bit						
		ult of an arithme					
		ult of an arithme					
bit 1		arry/Borrow bit ((1)	
		out from the 4th			curred		
L:1 0		y-out from the 41			······································		
bit 0	C: Carry/Borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) ⁽¹⁾ 1 = A carry-out from the Most Significant bit of the result occurred						
		out from the Mo y-out from the M					
		y-out nom the M	Ust Significan				
		oolarity is revers					
see	cond operand.	For rotate (RRF,	RLF) instruct	ions, this bit is lo	paded with eithe	er the high-orde	er or low-orde

bit of the source register.

5.4 Data Addressing Modes

Note:	The execution of some instructions in the
	core PIC18 instruction set are changed
	when the PIC18 extended instruction set is
	enabled. See Section 5.5 "Data Memory
	and the Extended Instruction Set" for
	more information.

While the program memory can be addressed in only one way – through the program counter – information in the data memory space can be addressed in several ways. For most instructions, the addressing mode is fixed. Other instructions may use up to three modes, depending on which operands are used and whether or not the extended instruction set is enabled.

The addressing modes are:

- Inherent
- Literal
- Direct
- Indirect

An additional addressing mode, Indexed Literal Offset, is available when the extended instruction set is enabled (XINST Configuration bit = 1). Its operation is discussed in greater detail in **Section 5.5.1 "Indexed Addressing with Literal Offset**".

5.4.1 INHERENT AND LITERAL ADDRESSING

Many PIC18 control instructions do not need any argument at all; they either perform an operation that globally affects the device or they operate implicitly on one register. This addressing mode is known as Inherent Addressing. Examples include SLEEP, RESET and DAW.

Other instructions work in a similar way but require an additional explicit argument in the opcode. This is known as Literal Addressing mode because they require some literal value as an argument. Examples include ADDLW and MOVLW, which respectively, add or move a literal value to the W register. Other examples include CALL and GOTO, which include a 20-bit program memory address.

5.4.2 DIRECT ADDRESSING

Direct addressing specifies all or part of the source and/or destination address of the operation within the opcode itself. The options are specified by the arguments accompanying the instruction.

In the core PIC18 instruction set, bit-oriented and byteoriented instructions use some version of direct addressing by default. All of these instructions include some 8-bit literal address as their Least Significant Byte. This address specifies either a register address in one of the banks of data RAM (Section 5.3.3 "General Purpose Register File") or a location in the Access Bank (Section 5.3.2 "Access Bank") as the data source for the instruction. The Access RAM bit 'a' determines how the address is interpreted. When 'a' is '1', the contents of the BSR (Section 5.3.1 "Bank Select Register (BSR)") are used with the address to determine the complete 12-bit address of the register. When 'a' is '0', the address is interpreted as being a register in the Access Bank. Addressing that uses the Access RAM is sometimes also known as Direct Forced Addressing mode.

A few instructions, such as MOVFF, include the entire 12-bit address (either source or destination) in their opcodes. In these cases, the BSR is ignored entirely.

The destination of the operation's results is determined by the destination bit 'd'. When 'd' is '1', the results are stored back in the source register, overwriting its original contents. When 'd' is '0', the results are stored in the W register. Instructions without the 'd' argument have a destination that is implicit in the instruction; their destination is either the target register being operated on or the W register.

5.4.3 INDIRECT ADDRESSING

Indirect addressing allows the user to access a location in data memory without giving a fixed address in the instruction. This is done by using File Select Registers (FSRs) as pointers to the locations which are to be read or written. Since the FSRs are themselves located in RAM as Special File Registers, they can also be directly manipulated under program control. This makes FSRs very useful in implementing data structures, such as tables and arrays in data memory.

The registers for indirect addressing are also implemented with Indirect File Operands (INDFs) that permit automatic manipulation of the pointer value with auto-incrementing, auto-decrementing or offsetting with another value. This allows for efficient code, using loops, such as the example of clearing an entire RAM bank in Example 5-5.

EXAMPLE 5-5: HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING

	LFSR	FSR0, 100h	;	
NEXT	CLRF	POSTINCO	;	Clear INDF
			;	register then
			;	inc pointer
	BTFSS	FSROH, 1	;	All done with
			;	Bank1?
	BRA	NEXT	;	NO, clear next
CONTINU	JE		;	YES, continue

5.4.3.1 FSR Registers and the INDF Operand

At the core of indirect addressing are three sets of registers: FSR0, FSR1 and FSR2. Each represents a pair of 8-bit registers, FSRnH and FSRnL. Each FSR pair holds a 12-bit value, therefore, the four upper bits of the FSRnH register are not used. The 12-bit FSR value can address the entire range of the data memory in a linear fashion. The FSR register pairs, then, serve as pointers to data memory locations.

Indirect addressing is accomplished with a set of Indirect File Operands, INDF0 through INDF2. These can be thought of as "virtual" registers: they are mapped in the SFR space but are not physically implemented. Reading or writing to a particular INDF register actually accesses its corresponding FSR register pair. A read from INDF1, for example, reads the data at the address indicated by FSR1H:FSR1L. Instructions that use the INDF registers as operands actually use the contents of their corresponding FSR as a pointer to the instruction's target. The INDF operand is just a convenient way of using the pointer.

Because indirect addressing uses a full 12-bit address, data RAM banking is not necessary. Thus, the current contents of the BSR and the Access RAM bit have no effect on determining the target address.

5.4.3.2 FSR Registers and POSTINC, POSTDEC, PREINC and PLUSW

In addition to the INDF operand, each FSR register pair also has four additional indirect operands. Like INDF, these are "virtual" registers which cannot be directly read or written. Accessing these registers actually accesses the location to which the associated FSR register pair points, and also performs a specific action on the FSR value. They are:

- POSTDEC: accesses the location to which the FSR points, then automatically decrements the FSR by 1 afterwards
- POSTINC: accesses the location to which the FSR points, then automatically increments the FSR by 1 afterwards
- PREINC: automatically increments the FSR by 1, then uses the location to which the FSR points in the operation
- PLUSW: adds the signed value of the W register (range of -127 to 128) to that of the FSR and uses the location to which the result points in the operation.

In this context, accessing an INDF register uses the value in the associated FSR register without changing it. Similarly, accessing a PLUSW register gives the FSR value an offset by that in the W register; however, neither W nor the FSR is actually changed in the operation. Accessing the other virtual registers changes the value of the FSR register.




FIGURE 5-10: INDIRECT ADDRESSING

Operations on the FSRs with POSTDEC, POSTINC and PREINC affect the entire register pair; that is, rollovers of the FSRnL register from FFh to 00h carry over to the FSRnH register. On the other hand, results of these operations do not change the value of any flags in the STATUS register (e.g., Z, N, OV, etc.).

The PLUSW register can be used to implement a form of indexed addressing in the data memory space. By manipulating the value in the W register, users can reach addresses that are fixed offsets from pointer addresses. In some applications, this can be used to implement some powerful program control structure, such as software stacks, inside of data memory.

5.4.3.3 Operations by FSRs on FSRs

Indirect addressing operations that target other FSRs or virtual registers represent special cases. For example, using an FSR to point to one of the virtual registers will not result in successful operations. As a specific case, assume that FSR0H:FSR0L contains FE7h, the address of INDF1. Attempts to read the value of the INDF1 using INDF0 as an operand will return 00h. Attempts to write to INDF1 using INDF0 as the operand will result in a NOP.

On the other hand, using the virtual registers to write to an FSR pair may not occur as planned. In these cases, the value will be written to the FSR pair but without any incrementing or decrementing. Thus, writing to either the INDF2 or POSTDEC2 register will write the same value to the FSR2H:FSR2L.

Since the FSRs are physical registers mapped in the SFR space, they can be manipulated through all direct operations. Users should proceed cautiously when working on these registers, particularly if their code uses indirect addressing.

Similarly, operations by indirect addressing are generally permitted on all other SFRs. Users should exercise the appropriate caution that they do not inadvertently change settings that might affect the operation of the device.

5.5 Data Memory and the Extended Instruction Set

Enabling the PIC18 extended instruction set (XINST Configuration bit = 1) significantly changes certain aspects of data memory and its addressing. Specifically, the use of the Access Bank for many of the core PIC18 instructions is different; this is due to the introduction of a new addressing mode for the data memory space.

What does not change is just as important. The size of the data memory space is unchanged, as well as its linear addressing. The SFR map remains the same. Core PIC18 instructions can still operate in both Direct and Indirect Addressing mode; inherent and literal instructions do not change at all. Indirect addressing with FSR0 and FSR1 also remain unchanged.

5.5.1 INDEXED ADDRESSING WITH LITERAL OFFSET

Enabling the PIC18 extended instruction set changes the behavior of indirect addressing using the FSR2 register pair within Access RAM. Under the proper conditions, instructions that use the Access Bank – that is, most bit-oriented and byte-oriented instructions – can invoke a form of indexed addressing using an offset specified in the instruction. This special addressing mode is known as Indexed Addressing with Literal Offset, or Indexed Literal Offset mode.

When using the extended instruction set, this addressing mode requires the following:

- The use of the Access Bank is forced ('a' = 0) and
- The file address argument is less than or equal to 5Fh.

Under these conditions, the file address of the instruction is not interpreted as the lower byte of an address (used with the BSR in direct addressing), or as an 8-bit address in the Access Bank. Instead, the value is interpreted as an offset value to an Address Pointer, specified by FSR2. The offset and the contents of FSR2 are added to obtain the target address of the operation.

5.5.2 INSTRUCTIONS AFFECTED BY INDEXED LITERAL OFFSET MODE

Any of the core PIC18 instructions that can use direct addressing are potentially affected by the Indexed Literal Offset Addressing mode. This includes all byte-oriented and bit-oriented instructions, or almost one-half of the standard PIC18 instruction set. Instructions that only use Inherent or Literal Addressing modes are unaffected.

Additionally, byte-oriented and bit-oriented instructions are not affected if they do not use the Access Bank (Access RAM bit is '1'), or include a file address of 60h or above. Instructions meeting these criteria will continue to execute as before. A comparison of the different possible addressing modes when the extended instruction set is enabled is shown in Figure 5-11.

Those who desire to use byte-oriented or bit-oriented instructions in the Indexed Literal Offset mode should note the changes to assembler syntax for this mode. This is described in more detail in **Section 25.2.1 "Extended Instruction Syntax"**.


FIGURE 5-11: COMPARING ADDRESSING OPTIONS FOR BIT-ORIENTED AND BYTE-ORIENTED INSTRUCTIONS (EXTENDED INSTRUCTION SET ENABLED)

EXAMPLE INSTRUCTION: ADDWF, f, d, a (Opcode: 0010 01da ffff ffff)

When 'a' = 0 and $f \ge 60h$:

The instruction executes in Direct Forced mode. 'f' is interpreted as a location in the Access RAM between 060h and 0FFh. This is the same as locations F60h to FFFh (Bank 15) of data memory.


Locations below 60h are not available in this addressing mode.



Note that in this mode, the correct syntax is now: ADDWF [k], d where 'k' is the same as 'f'.

When 'a' = 1 (all values of f):

The instruction executes in Direct mode (also known as Direct Long mode). 'f' is interpreted as a location in one of the 16 banks of the data memory space. The bank is designated by the Bank Select Register (BSR). The address can be in any implemented bank in the data memory space.




5.5.3 MAPPING THE ACCESS BANK IN INDEXED LITERAL OFFSET MODE

The use of Indexed Literal Offset Addressing mode effectively changes how the first 96 locations of Access RAM (00h to 5Fh) are mapped. Rather than containing just the contents of the bottom section of Bank 0, this mode maps the contents from a user defined "window" that can be located anywhere in the data memory space. The value of FSR2 establishes the lower boundary of the addresses mapped into the window, while the upper boundary is defined by FSR2 plus 95 (5Fh). Addresses in the Access RAM above 5Fh are mapped as previously described (see **Section 5.3.2 "Access Bank"**). An example of Access Bank remapping in this addressing mode is shown in Figure 5-12. Remapping of the Access Bank applies *only* to operations using the Indexed Literal Offset mode. Operations that use the BSR (Access RAM bit is '1') will continue to use direct addressing as before.

5.6 PIC18 Instruction Execution and the Extended Instruction Set

Enabling the extended instruction set adds eight additional commands to the existing PIC18 instruction set. These instructions are executed as described in **Section 25.2 "Extended Instruction Set**".

FIGURE 5-12: REMAPPING THE ACCESS BANK WITH INDEXED LITERAL OFFSET ADDRESSING



6.0 FLASH PROGRAM MEMORY

The Flash program memory is readable, writable and erasable during normal operation over the entire VDD range.

A read from program memory is executed one byte at a time. A write to program memory is executed on blocks of 64 bytes at a time. Program memory is erased in blocks of 64 bytes at a time. The difference between the write and erase block sizes requires from 1 to 8 block writes to restore the contents of a single block erase. A bulk erase operation can not be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

6.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)


The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

The table read operation retrieves one byte of data directly from program memory and places it into the TABLAT register. Figure 6-1 shows the operation of a table read.

The table write operation stores one byte of data from the TABLAT register into a write block holding register. The procedure to write the contents of the holding registers into program memory is detailed in **Section 6.5 "Writing to Flash Program Memory"**. Figure 6-2 shows the operation of a table write with program memory and data RAM.


Table operations work with byte entities. Tables containing data, rather than program instructions, are not required to be word aligned. Therefore, a table can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word aligned.

FIGURE 6-1: TABLE READ OPERATION



© 2010 Microchip Technology Inc.

FIGURE 6-2: TABLE WRITE OPERATION



6.2 Control Registers

Several control registers are used in conjunction with the TBLRD and TBLWT instructions. These include the:

- · EECON1 register
- EECON2 register
- TABLAT register
- TBLPTR registers

6.2.1 EECON1 AND EECON2 REGISTERS

The EECON1 register (Register 6-1) is the control register for memory accesses. The EECON2 register is not a physical register; it is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

The EEPGD control bit determines if the access will be a program or data EEPROM memory access. When EEPGD is clear, any subsequent operations will operate on the data EEPROM memory. When EEPGD is set, any subsequent operations will operate on the program memory.

The CFGS control bit determines if the access will be to the Configuration/Calibration registers or to program memory/data EEPROM memory. When CFGS is set, subsequent operations will operate on Configuration registers regardless of EEPGD (see **Section 24.0 "Special Features of the CPU"**). When CFGS is clear, memory selection access is determined by EEPGD. The FREE bit allows the program memory erase operation. When FREE is set, an erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled.

The WREN bit, when set, will allow a write operation. The WREN bit is clear on power-up.

The WRERR bit is set by hardware when the WR bit is set and cleared when the internal programming timer expires and the write operation is complete.

Note:	During normal operation, the WRERR is						
	read as '1'. This can indicate that a write						
	operation was prematurely terminated by						
	a Reset, or a write operation was						
	attempted improperly.						

The WR control bit initiates write operations. The WR bit cannot be cleared, only set, by firmware. Then WR bit is cleared by hardware at the completion of the write operation.

Note: The EEIF interrupt flag bit of the PIR2 register is set when the write is complete. The EEIF flag stays set until cleared by firmware.

R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
EEPGD	CFGS		FREE	WRERR	WREN	WR	RD
bit 7							bit 0
Legend:							
R = Readal		W = Writable					
	be set by software		ed	-	mented bit, rea		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 7	FEPGD: Flas	h Program or D)ata EEPROM	1 Memory Sele	ct hit		
		lash program r					
		ata EEPROM I					
bit 6	CFGS: Flash	Program/Data	EEPROM or	Configuration S	Select bit		
		onfiguration re		~			
		lash program o		OM memory			
bit 5	•	ted: Read as '		:.			
bit 4		Row (Block) Er			PTR on the ne	vt WP commar	hd
		by completion					iu -
	0 = Perform v	write-only		,			
bit 3		sh Program/Da					
			•		set during self-t	imed programn	ning in norma
		or an imprope operation com		pt)			
bit 2		Program/Data	-	rito Enablo bit			
		rite cycles to FI					
		rite cycles to F					
bit 1	WR: Write Co	ntrol bit					
					am memory era		
	· ·	ration is self-tir bit can only be		•	hardware once	e write is compl	ete.
		le to the EEPR	•		=.)		
bit 0	RD: Read Co		- P.				
	1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared by hardware. The RD bit can						
be set (not cleared) by software. RD bit cannot be set when EEPGD = 1 or CFGS = 1.) 0 = Does not initiate an EEPROM read							1.)
	0 = Does not	Initiate an EEF	KOW read				
Note 1:	When a WRERR o	occurs, the EEF	PGD and CFG	S bits are not	cleared. This al	lows tracing of	the

REGISTER 6-1: EECON1: DATA EEPROM CONTROL 1 REGISTER

error condition.

6.2.2 TABLAT – TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch register is used to hold 8-bit data during data transfers between program memory and data RAM.

6.2.3 TBLPTR – TABLE POINTER REGISTER

The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the device ID, the user ID and the Configuration bits.

The Table Pointer register, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations on the TBLPTR affect only the low-order 21 bits.

6.2.4 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes and erases of the Flash program memory.

When a TBLRD is executed, all 22 bits of the TBLPTR determine which byte is read from program memory directly into the TABLAT register.

When a TBLWT is executed the byte in the TABLAT register is written, not to Flash memory but, to a holding register in preparation for a program memory write. The holding registers constitute a write block which varies depending on the device (see Table 6-1). The 3, 4, or 5 LSbs of the TBLPTRL register determine which specific address within the holding register block is written to. The MSBs of the Table Pointer have no effect during TBLWT operations.

When a program memory write is executed the entire holding register block is written to the Flash memory at the address determined by the MSbs of the TBLPTR. The 3, 4, or 5 LSBs are ignored during Flash memory writes. For more detail, see **Section 6.5** "**Writing to Flash Program Memory**".


When an erase of program memory is executed, the 16 MSbs of the Table Pointer register (TBLPTR<21:6>) point to the 64-byte block that will be erased. The Least Significant bits (TBLPTR<5:0>) are ignored.

Figure 6-3 describes the relevant boundaries of TBLPTR based on Flash program memory operations.

TABLE 6-1: TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

Example	Operation on Table Pointer				
TBLRD* TBLWT*	TBLPTR is not modified				
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write				
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write				
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write				

FIGURE 6-3: TABLE POINTER BOUNDARIES BASED ON OPERATION




6.3 Reading the Flash Program Memory

The TBLRD instruction retrieves data from program memory and places it into data RAM. Table reads from program memory are performed one byte at a time.

TBLPTR points to a byte address in program space. Executing TBLRD places the byte pointed to into TABLAT. In addition, TBLPTR can be modified automatically for the next table read operation.

FIGURE 6-4: READS FROM FLASH PROGRAM MEMORY



EXAMPLE 6-1: READING A FLASH PROGRAM MEMORY WORD

	MOVLW	CODE ADDR UPPER	;	Load TBLPTR with the base
	MOVWF	TBLPTRU		address of the word
	MOVLW	CODE ADDR HIGH		
	MOVWF	TBLPTRH		
	MOVLW	CODE ADDR LOW		
	MOVWF	TBLPTRL		
READ_WORD				
	TBLRD*+		;	read into TABLAT and increment
	MOVF	TABLAT, W	;	get data
	MOVWF	WORD_EVEN		
	TBLRD*+		;	read into TABLAT and increment
	MOVFW	TABLAT, W	;	get data
	MOVF	WORD_ODD		

6.4 Erasing Flash Program Memory

The minimum erase block is 32 words or 64 bytes. Only through the use of an external programmer, or through ICSP[™] control, can larger blocks of program memory be bulk erased. Word erase in the Flash array is not supported.

When initiating an erase sequence from the microcontroller itself, a block of 64 bytes of program memory is erased. The Most Significant 16 bits of the TBLPTR<21:6> point to the block being erased. The TBLPTR<5:0> bits are ignored.

The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the Flash program memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.

The write initiate sequence for EECON2, shown as steps 4 through 6 in **Section 6.4.1** "Flash Program **Memory Erase Sequence**", is used to guard against accidental writes. This is sometimes referred to as a long write.

A long write is necessary for erasing the internal Flash. Instruction execution is halted during the long write cycle. The long write is terminated by the internal programming timer.

6.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory is:

- 1. Load Table Pointer register with address of block being erased.
- 2. Set the EECON1 register for the erase operation:
 - set EEPGD bit to point to program memory;
 - · clear the CFGS bit to access program memory;
 - set WREN bit to enable writes;
 - set FREE bit to enable the erase.
- 3. Disable interrupts.
- 4. Write 55h to EECON2.
- 5. Write 0AAh to EECON2.
- 6. Set the WR bit. This will begin the block erase cycle.
- 7. The CPU will stall for duration of the erase (about 2 ms using internal timer).
- 8. Re-enable interrupts.

	MOVLW	CODE_ADDR_UPPER	; load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	CODE ADDR HIGH	
	MOVWF	TBLPTRH	
	MOVLW	CODE ADDR LOW	
	MOVWF	TBLPTRL	
I	ERASE_BLOCK		
	BSF	EECON1, EEPGD	; point to Flash program memory
	BCF	EECON1, CFGS	; access Flash program memory
	BSF	EECON1, WREN	; enable write to memory
	BSF	EECON1, FREE	; enable block Erase operation
	BCF	INTCON, GIE	; disable interrupts
Requ	ired MOVLW	55h	
Sequ	ence MOVWF	EECON2	; write 55h
	MOVLW	0AAh	
	MOVWF	EECON2	; write OAAh
	BSF	EECON1, WR	; start erase (CPU stall)
	BSF	INTCON, GIE	; re-enable interrupts

EXAMPLE 6-2: ERASING A FLASH PROGRAM MEMORY BLOCK

6.5 Writing to Flash Program Memory

The programming block size is 64 bytes. Word or byte programming is not supported.


Table writes are used internally to load the holding registers needed to program the Flash memory. There are only as many holding registers as there are bytes in a write block (64 bytes).

Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction needs to be executed 64 times for each programming operation. All of the table write operations will essentially be short writes because only the holding registers are written. After all the holding registers have been written, the programming operation of that block of memory is started by configuring the EECON1 register for a program memory write and performing the long write sequence. The long write is necessary for programming the internal Flash. Instruction execution is halted during a long write cycle. The long write will be terminated by the internal programming timer.

The EEPROM on-chip timer controls the write time. The write/erase voltages are generated by an on-chip charge pump, rated to operate over the voltage range of the device.

Note: The default value of the holding registers on device Resets and after write operations is FFh. A write of FFh to a holding register does not modify that byte. This means that individual bytes of program memory may be modified, provided that the change does not attempt to change any bit from a '0' to a '1'. When modifying individual bytes, it is not necessary to load all holding registers before executing a long write operation.

FIGURE 6-5: TABLE WRITES TO FLASH PROGRAM MEMORY



6.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE

The sequence of events for programming an internal program memory location should be:

- 1. Read 64 bytes into RAM.
- 2. Update data values in RAM as necessary.
- 3. Load Table Pointer register with address being erased.
- 4. Execute the block erase procedure.
- 5. Load Table Pointer register with address of first byte being written.
- 6. Write the 64-byte block into the holding registers with auto-increment.
- 7. Set the EECON1 register for the write operation:
 - · set EEPGD bit to point to program memory;
 - clear the CFGS bit to access program memory;
 - set WREN to enable byte writes.

- 8. Disable interrupts.
- 9. Write 55h to EECON2.
- 10. Write 0AAh to EECON2.
- 11. Set the WR bit. This will begin the write cycle.
- 12. The CPU will stall for duration of the write (about 2 ms using internal timer).
- 13. Re-enable interrupts.
- 14. Verify the memory (table read).

This procedure will require about 6 ms to update each write block of memory. An example of the required code is given in Example 6-3.

Note:	Before setting the WR bit, the Table
	Pointer address needs to be within the
	intended address range of the bytes in the
	holding registers.

EXAMPLE 6-3: WRITING TO FLASH PROGRAM MEMORY

-XAIVIFLE 0-5.	WKIIING IC	JI LASH FROGRAM	
	MOVLW	D'64′	; number of bytes in erase block
	MOVWF	COUNTER	
	MOVLW	BUFFER_ADDR_HIGH	; point to buffer
	MOVWF	FSROH	
	MOVLW	BUFFER_ADDR_LOW	
	MOVWF	FSROL	
	MOVLW	CODE_ADDR_UPPER	; Load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	CODE_ADDR_HIGH	
	MOVWF	TBLPTRH	
	MOVLW	CODE_ADDR_LOW	
	MOVWF	TBLPTRL	
READ_BLOCK			
	TBLRD*+		; read into TABLAT, and inc
	MOVF	TABLAT, W	; get data
	MOVWF	POSTINCO	; store data
	DECFSZ	COUNTER	; done?
	BRA	READ_BLOCK	; repeat
MODIFY_WORD			
	MOVLW	BUFFER_ADDR_HIGH	; point to buffer
	MOVWF	FSROH	
	MOVLW	BUFFER_ADDR_LOW	
	MOVWF	FSROL	
	MOVLW	NEW_DATA_LOW	; update buffer word
	MOVWF	POSTINCO	
	MOVLW	NEW_DATA_HIGH	
	MOVWF	INDF0	
ERASE_BLOCK			
	MOVLW	CODE_ADDR_UPPER	; load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	CODE_ADDR_HIGH	
	MOVWF	TBLPTRH	
	MOVLW	CODE_ADDR_LOW	
	MOVWF	TBLPTRL	
	BSF	EECON1, EEPGD	; point to Flash program memory
	BCF	EECON1, CFGS	; access Flash program memory
	BSF	EECON1, WREN	; enable write to memory
	BSF	EECON1, FREE	; enable Erase operation
	BCF	INTCON, GIE	; disable interrupts
	MOVLW	55h	
Required	MOVWF	EECON2	; write 55h
Sequence	MOVLW	0AAh	
	MOVWF	EECON2	; write OAAh
	BSF	EECON1, WR	; start erase (CPU stall)
	BSF	INTCON, GIE	; re-enable interrupts
	TBLRD*-		; dummy read decrement
	MOVLW	BUFFER_ADDR_HIGH	; point to buffer
	MOVWF	FSROH	
	MOVLW	BUFFER_ADDR_LOW	
	MOVWF	FSROL	
WRITE_BUFFER_BAG	CK		
	MOVLW	BlockSize	; number of bytes in holding register
	MOVWF	COUNTER	
	MOVLW	D'64'/BlockSize	; number of write blocks in 64 bytes
	MOVWF	COUNTER2	
WRITE_BYTE_TO_H			
	MOVF	POSTINCO, W	; get low byte of buffer data
	MOVWF	TABLAT	; present data to table latch
	TBLWT+*		; write data, perform a short write
			; to internal TBLWT holding register.

EXAMPLE 6-3:	WRITI	NG TO FLASH PROGR	M MEMORY (CONTINUED)	
	DECFSZ BRA	COUNTER WRITE_WORD_TO_HREGS	; loop until holding registers are full	
PROGRAM MEMORY				
	BSF	EECON1, EEPGD	; point to Flash program memory	
	BCF	EECON1, CFGS	; access Flash program memory	
	BSF	EECON1, WREN	; enable write to memory	
	BCF	INTCON, GIE	; disable interrupts	
	MOVLW	55h		
Required	MOVWF	EECON2	; write 55h	
Sequence	MOVLW	0AAh		
	MOVWF	EECON2	; write OAAh	
	BSF	EECON1, WR	; start program (CPU stall)	
	DCFSZ	COUNTER2	; repeat for remaining write blocks	
	BRA	WRITE_BYTE_TO_HREGS	;	
	BSF	INTCON, GIE	; re-enable interrupts	
	BCF	EECON1, WREN	; disable write to memory	
1				

6.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

6.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed <u>if needed</u>. If the write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation, the WRERR bit will be set which the user can check to decide whether a rewrite of the location(s) is needed.

6.5.4 PROTECTION AGAINST SPURIOUS WRITES

To protect against spurious writes to Flash program memory, the write initiate sequence must also be followed. See **Section 24.0** "**Special Features of the CPU**" for more detail.

6.6 Flash Program Operation During Code Protection

See Section 24.3 "Program Verification and Code Protection" for details on code protection of Flash program memory.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
TBLPTRU		Program Memory Table Pointer Upper Byte (TBLPTR<21:16>)							—
TBPLTRH	Program Memory Table Pointer High Byte (TBLPTR<15:8>)							—	
TBLPTRL		Program Memory Table Pointer Low Byte (TBLPTR<7:0>)							—
TABLAT	Program Memory Table Latch							_	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
EECON2	EEPROM Control Register 2 (not a physical register)							_	
EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	97
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	128
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	119
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	124

TABLE 6-2: REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

Legend: — = unimplemented, read as '0'. Shaded bits are not used during Flash/EEPROM access.

NOTES:

7.0 DATA EEPROM MEMORY

The data EEPROM is a nonvolatile memory array, separate from the data RAM and program memory, which is used for long-term storage of program data. It is not directly mapped in either the register file or program memory space but is indirectly addressed through the Special Function Registers (SFRs). The EEPROM is readable and writable during normal operation over the entire VDD range.

Four SFRs are used to read and write to the data EEPROM as well as the program memory. They are:

- EECON1
- EECON2
- EEDATA
- EEADR
- EEADRH

The data EEPROM allows byte read and write. When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write and the EEADR:EEADRH register pair hold the address of the EEPROM location being accessed.

The EEPROM data memory is rated for high erase/write cycle endurance. A byte write automatically erases the location and writes the new data (erase-before-write). The write time is controlled by an on-chip timer; it will vary with voltage and temperature as well as from chip-to-chip. Please refer to the Data EEPROM Memory parameters in **Section 27.0** "**Electrical Characteris-tics**" for limits.

7.1 EEADR and EEADRH Registers

The EEADR register is used to address the data EEPROM for read and write operations. The 8-bit range of the register can address a memory range of 256 bytes (00h to FFh). The EEADRH register expands the range to 1024 bytes by adding an additional two address bits.

7.2 EECON1 and EECON2 Registers

Access to the data EEPROM is controlled by two registers: EECON1 and EECON2. These are the same registers which control access to the program memory and are used in a similar manner for the data EEPROM.

The EECON1 register (Register 7-1) is the control register for data and program memory access. Control bit EEPGD determines if the access will be to program or data EEPROM memory. When the EEPGD bit is clear, operations will access the data EEPROM memory. When the EEPGD bit is set, program memory is accessed.

Control bit, CFGS, determines if the access will be to the Configuration registers or to program memory/data EEPROM memory. When the CFGS bit is set, subsequent operations access Configuration registers. When the CFGS bit is clear, the EEPGD bit selects either program Flash or data EEPROM memory.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear.

The WRERR bit is set by hardware when the WR bit is set and cleared when the internal programming timer expires and the write operation is complete.

Note:	During normal operation, the WRERR
	may read as '1'. This can indicate that a
	write operation was prematurely termi-
	nated by a Reset, or a write operation was
	attempted improperly.

The WR control bit initiates write operations. The bit can be set but not cleared by software. It is cleared only by hardware at the completion of the write operation.

Note:	The EEIF interrupt flag bit of the PIR2
	register is set when the write is complete.
	It must be cleared by software.

Control bits, RD and WR, start read and erase/write operations, respectively. These bits are set by firmware and cleared by hardware at the completion of the operation.

The RD bit cannot be set when accessing program memory (EEPGD = 1). Program memory is read using table read instructions. See **Section 6.1 "Table Reads and Table Writes"** regarding table reads.

The EECON2 register is not a physical register. It is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
EEPGD	CFGS		FREE	WRERR	WREN	WR	RD
bit 7							bit C
Legend:							
R = Reada	ble bit	W = Writable b	bit				
S = Bit can	be set by software	e, but not cleare	ed	U = Unimpler	nented bit, rea	d as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 7		h Program or D		I Memory Sele	CT DIT		
		lash program n ata EEPROM r	•				
bit 6		Program/Data	-	Configuration S	elect bit		
	1 = Access C	Configuration re	gisters	-			
		lash program o		OM memory			
bit 5	Unimplemen	ted: Read as '0)'				
bit 4		Row (Block) Er					
		e program mem by completion o	•	•	PTR on the ne	ext WR comman	nd
	0 = Perform	•	n erase opera				
bit 3		sh Program/Dat	a EEPROM B	Error Flag bit ⁽¹⁾			
		peration is pren			et during self-f	timed programr	ning in norma
		, or an imprope		pt)			
	0 = 1 ne write	operation com	pieted				
bit 2		Program/Data					
		rite cycles to Fla rrite cycles to F			1		
bit 1	WR: Write Co	-	aon program				
		data EEPRON	l erase/write o	vcle or a progra	am memorv era	ase cvcle or writ	te cvcle.
		ration is self-tin					
		bit can only be			e.)		
h : h O		le to the EEPR	OIN IS COMPLE	ete			
bit 0	RD: Read Co		d (Pood take		is cloared by h	ardwara Tha	D hit can anly
		in EEPROM rea ot cleared) by so					
		initiate an EEF					,

REGISTER 7-1: EECON1: DATA EEPROM CONTROL 1 REGISTER

Note 1: When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition.

7.3 Reading the Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADR register, clear the EEPGD control bit of the EECON1 register and then set control bit, RD. The data is available on the very next instruction cycle; therefore, the EEDATA register can be read by the next instruction. EEDATA will hold this value until another read operation, or until it is written to by the user (during a write operation).

The basic process is shown in Example 7-1.

7.4 Writing to the Data EEPROM Memory

To write an EEPROM data location, the address must first be written to the EEADR register and the data written to the EEDATA register. The sequence in Example 7-2 must be followed to initiate the write cycle.

The write will not begin if this sequence is not exactly followed (write 55h to EECON2, write 0AAh to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code execution (i.e., runaway programs). The WREN bit should be kept clear at all times, except when updating the EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, EECON1, EEADR and EEDATA cannot be modified. The WR bit will be inhibited from being set unless the WREN bit is set. Both WR and WREN cannot be set with the same instruction.

At the completion of the write cycle, the WR bit is cleared by hardware and the EEPROM Interrupt Flag bit, EEIF, is set. The user may either enable this interrupt or poll this bit. EEIF must be cleared by software.

7.5 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

EXAMPLE 7-1: DATA EEPROM READ

MOV	/LW DATA_EH	E_ADDR ;	;	
MOV	WF EEADR	;		Data Memory Address to read
BCI	EECON1,	EEPGD ;	;	Point to DATA memory
BCI	EECON1,	CFGS ;		Access EEPROM
BSI	EECON1,	RD ;	;	EEPROM Read
MOV	/F EEDATA,	W;		W = EEDATA

	MOVLW	DATA_EE_ADDR_LOW	;
	MOVWF	EEADR	; Data Memory Address to write
	MOVLW	DATA_EE_ADDR_HI	;
	MOVWF	EEADRH	;
	MOVLW	DATA_EE_DATA	;
	MOVWF	EEDATA	; Data Memory Value to write
	BCF	EECON1, EEPGD	; Point to DATA memory
	BCF	EECON1, CFGS	; Access EEPROM
	BSF	EECON1, WREN	; Enable writes
	BCF	INTCON, GIE	; Disable Interrupts
	MOVLW	55h	;
Required	MOVWF	EECON2	; Write 55h
Sequence	MOVLW	0AAh	;
	MOVWF	EECON2	; Write OAAh
	BSF	EECON1, WR	; Set WR bit to begin write
	BSF	INTCON, GIE	; Enable Interrupts
			; User code execution
	BCF	EECON1, WREN	; Disable writes on write complete (EEIF set)

7.6 Operation During Code-Protect

Data EEPROM memory has its own code-protect bits in Configuration Words. External read and write operations are disabled if code protection is enabled.

The microcontroller itself can both read and write to the internal data EEPROM, regardless of the state of the code-protect Configuration bit. Refer to **Section 24.0 "Special Features of the CPU"** for additional information.

7.7 Protection Against Spurious Write

There are conditions when the user may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been implemented. On power-up, the WREN bit is cleared. In addition, writes to the EEPROM are blocked during the Power-up Timer period (TPWRT).

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch or software malfunction.

7.8 Using the Data EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). When variables in one section change frequently, while variables in another section do not change, it is possible to exceed the total number of write cycles to the EEPROM without exceeding the total number of write cycles to a single byte. Refer to the Data EEPROM Memory parameters in **Section 27.0 "Electrical Characteristics"** for write cycle limits. If this is the case, then an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

A simple data EEPROM refresh routine is shown in Example 7-3.

Note: If data EEPROM is only used to store constants and/or data that changes rarely, an array refresh is likely not required. See specification.

EXAM	PLE 7-3:	DATA EEPROM	REFRESH ROUTINE
	CLRF	EEADR	; Start at address 0
	BCF	EECON1, CFGS	; Set for memory
	BCF	EECON1, EEPGD	; Set for Data EEPROM
	BCF	INTCON, GIE	; Disable interrupts
	BSF	EECON1, WREN	; Enable writes
Loop			; Loop to refresh array
	BSF	EECON1, RD	; Read current address
	MOVLW	55h	;
	MOVWF	EECON2	; Write 55h
	MOVLW	0AAh	;
	MOVWF	EECON2	; Write OAAh
	BSF	EECON1, WR	; Set WR bit to begin write
	BTFSC	EECON1, WR	; Wait for write to complete
	BRA	\$-2	
	INCFSZ	EEADR, F	; Increment address
	BRA	LOOP	; Not zero, do it again
	BCF	EECON1, WREN	; Disable writes
	BSF	INTCON, GIE	; Enable interrupts

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
EEADR	EEADR7	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0	_
EEADRH ⁽¹⁾	_	—	—	—	—	—	EEADR9	EEADR8	_
EEDATA	EEPROM Da	EEPROM Data Register							_
EECON2	EEPROM Control Register 2 (not a physical register)						-		
EECON1	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD	106
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	128
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	119
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	124

TABLE 7-1: REGISTERS ASSOCIATED WITH DATA EEPROM MEMORY

Legend: — = unimplemented, read as '0'. Shaded bits are not used during EEPROM access.

Note 1: PIC18(L)F26K22 and PIC18(L)F46K22 only.

PIC18(L)F2X/4XK22

NOTES:

8.0 8 x 8 HARDWARE MULTIPLIER

8.1 Introduction

All PIC18 devices include an 8 x 8 hardware multiplier as part of the ALU. The multiplier performs an unsigned operation and yields a 16-bit result that is stored in the product register pair, PRODH:PRODL. The multiplier's operation does not affect any flags in the STATUS register.

Making multiplication a hardware operation allows it to be completed in a single instruction cycle. This has the advantages of higher computational throughput and reduced code size for multiplication algorithms and allows the PIC18 devices to be used in many applications previously reserved for digital signal processors. A comparison of various hardware and software multiply operations, along with the savings in memory and execution time, is shown in Table .

8.2 Operation

Example 8-1 shows the instruction sequence for an 8 x 8 unsigned multiplication. Only one instruction is required when one of the arguments is already loaded in the WREG register.

Example 8-2 shows the sequence to do an 8 x 8 signed multiplication. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

EXAMPLE 8-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

|--|

EXAMPLE 8-2:

8 x 8 SIGNED MULTIPLY

MOVF	ARG1,	W		
MULWF	ARG2		;	ARG1 * ARG2 ->
			;	PRODH: PRODL
BTFSC	ARG2,	SB	;	Test Sign Bit
SUBWF	PRODH	, F	;	PRODH = PRODH
			;	- ARG1
MOVF	ARG2,	W		
BTFSC	ARG1,	SB	;	Test Sign Bit
SUBWF	PRODH	, F	;	PRODH = PRODH
			;	- ARG2

		Program	Cycles	Time				
Routine	Multiply Method	Memory (Words)	(Max)	@ 64 MHz	@ 40 MHz	@ 10 MHz	@ 4 MHz	
9 v 9 unoignod	Without hardware multiply	13	69	4.3 μs	6.9 μs	27.6 μs	69 μs	
8 x 8 unsigned	Hardware multiply	1	1	62.5 ns	100 ns	400 ns	1 μs	
9 v 9 signad	Without hardware multiply	33	91	5.7 μs	9.1 μs	36.4 μs	91 μs	
8 x 8 signed	Hardware multiply	6	6	375 ns	600 ns	2.4 μs	6 μ s	
16 x 16 unsigned	Without hardware multiply	21	242	15.1 μs	24.2 μs	96.8 μs	242 μs	
16 x 16 unsigned	Hardware multiply	28	28	1.8 μs	2.8 μs	11.2 μs	28 μs	
10 × 10 signed	Without hardware multiply	52	254	15.9 μs	25.4 μs	102.6 μs	254 μs	
16 x 16 signed	Hardware multiply	35	40	2.5 μs	4.0 μs	16.0 μs	40 μs	

TABLE 8-1: PERFORMANCE COMPARISON FOR VARIOUS MULTIPLY OPERATIONS

PIC18(L)F2X/4XK22

Example 8-3 shows the sequence to do a 16 x 16 unsigned multiplication. Equation 8-1 shows the algorithm that is used. The 32-bit result is stored in four registers (RES<3:0>).

EQUATION 8-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

RES3:RES0	=	
	=	$(ARG1H \bullet ARG2H \bullet 2^{16}) +$
		$(ARG1H \bullet ARG2L \bullet 2^8) +$
		$(ARG1L \bullet ARG2H \bullet 2^8) +$
		(ARG1L • ARG2L)

EXAMPLE 8-3: 16 x 16 UNSIGNED

MULTIPLY ROUTINE

	MOVF	ARG1L, W	
	MULWF	ARG2L	; ARG1L * ARG2L->
			; PRODH:PRODL
	MOVFF	PRODH, RES1	;
	MOVFF	PRODL, RESO	;
;			
	MOVF	ARG1H, W	
	MULWF	ARG2H	; ARG1H * ARG2H->
			; PRODH:PRODL
	MOVFF	PRODH, RES3	;
	MOVFF	PRODL, RES2	;
;			
	MOVF	ARG1L, W	
	MULWF	ARG2H	; ARG1L * ARG2H->
			; PRODH:PRODL
	MOVF	PRODL, W	;
	ADDWF	RES1, F	; Add cross
			; products
	ADDWFC	RES2, F	;
	CLRF	WREG	;
	ADDWFC	RES3, F	;
;			
	MOVF	ARG1H, W	;
	MULWF	ARG2L	; ARG1H * ARG2L->
			; PRODH:PRODL
		PRODL, W	;
		RES1, F	; Add cross
			; products
	ADDWFC	RES2, F	;
	CLRF	WREG	;
	ADDWFC	RES3, F	;

Example 8-4 shows the sequence to do a 16 x 16 signed multiply. Equation 8-2 shows the algorithm used. The 32-bit result is stored in four registers (RES<3:0>). To account for the sign bits of the arguments, the MSb for each argument pair is tested and the appropriate subtractions are done.

EQUATION 8-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

RES3:RES0 = ARG1H:ARG1L • ARG2H:ARG2L
$= (ARG1H \bullet ARG2H \bullet 2^{16}) +$
$(ARG1H \bullet ARG2L \bullet 2^8) +$
$(ARG1L \bullet ARG2H \bullet 2^8) +$
$(ARG1L \bullet ARG2L) +$
$(-1 \bullet ARG2H < 7 > \bullet ARG1H:ARG1L \bullet 2^{16}) +$
$(-1 \bullet ARG1H < 7 > \bullet ARG2H:ARG2L \bullet 2^{16})$

EXAMPLE 8-4: 16 x 16 SIGNED MULTIPLY ROUTINE

				•	
1	MOVF	ARG1L,	W		
1	MULWF	ARG2L		;	ARG1L * ARG2L ->
					PRODH:PRODL
1	MOVFF	PRODH,	RES1	;	
		PRODL,		;	
;		1110022,	1.200	<i>'</i>	
	MOVF	ARG1H,	W		
	MULWF				ARG1H * ARG2H ->
1	NO LIVE	ANGZII			PRODH:PRODL
		DDODU			FRODE
		PRODH,		;	
	MOVFF	PRODL,	RESZ	;	
;		10011			
		ARG1L,	W		
1	MULWF	ARG2H			ARG1L * ARG2H ->
				;	PRODH:PRODL
ľ	MOVF	PRODL,		;	
1		RES1, F		;	Add cross
		PRODH,		;	products
1	ADDWFC	RES2, F	I.	;	
(CLRF	WREG		;	
7	ADDWFC	RES3, F	i i	;	
;					
ľ	MOVF	ARG1H,	W	;	
ľ	MULWF	ARG2L			ARG1H * ARG2L ->
					PRODH:PRODL
1	MOVF	PRODL,		;	
		RES1, F			Add cross
		PRODH,			products
		RES2, F		;	produces
	CLRF	-			
		RES3, F		; ;	
	ADDWIC	NE55, F		'	
;			7		
		ARG2H,			ARG2H:ARG2L neg?
		SIGN_AR			no, check ARG1
		ARG1L,		;	
		RES2		;	
		ARG1H,	W	;	
5	SUBWFB	RES3			
;					
	_ARG1				
I					ARG1H:ARG1L neg?
		CONT_CO	DE	;	no, done
1	MOVF	ARG2L,	W	;	
		RES2		;	
1	MOVF	ARG2H,	W	;	
	SUBWFB	RES3			
;					
CONT	CODE				
	:				
1					

9.0 INTERRUPTS

The PIC18(L)F2X/4XK22 devices have multiple interrupt sources and an interrupt priority feature that allows most interrupt sources to be assigned a high or low priority level (INT0 does not have a priority bit, it is always a high priority). The high priority interrupt vector is at 0008h and the low priority interrupt vector is at 0018h. A high priority interrupt event will interrupt a low priority interrupt that may be in progress.

There are 19 registers used to control interrupt operation.

These registers are:

- INTCON, INTCON2, INTCON3
- PIR1, PIR2, PIR3, PIR4, PIR5
- PIE1, PIE2, PIE3, PIE4, PIE5
- IPR1, IPR2, IPR3, IPR4, IPR5
- RCON

It is recommended that the Microchip header files supplied with MPLAB[®] IDE be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register.

In general, interrupt sources have three bits to control their operation. They are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- **Priority bit** to select high priority or low priority

9.1 Mid-Range Compatibility

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC[®] microcontroller mid-range devices. In Compatibility mode, the interrupt priority bits of the IPRx registers have no effect. The PEIE/GIEL bit of the INTCON register is the global interrupt enable for the peripherals. The PEIE/GIEL bit disables only the peripheral interrupt sources and enables the peripheral interrupt sources when the GIE/GIEH bit is also set. The GIE/GIEH bit of the INTCON register is the global interrupt enable which enables all non-peripheral interrupt sources and disables all interrupt sources, including the peripherals. All interrupts branch to address 0008h in Compatibility mode.

9.2 Interrupt Priority

The interrupt priority feature is enabled by setting the IPEN bit of the RCON register. When interrupt priority is enabled the GIE/GIEH and PEIE/GIEL global interrupt enable bits of Compatibility mode are replaced by the GIEH high priority, and GIEL low priority, global interrupt enables. When set, the GIEH bit of the INTCON register enables all interrupts that have their associated IPRx register or INTCONx register priority bit set (high priority). When clear, the GIEH bit disables all interrupt sources including those selected as low priority. When clear, the GIEL bit of the INTCON register disables only the interrupts that have their associated priority bit cleared (low priority). When set, the GIEL bit enables the low priority sources when the GIEH bit is also set.

When the interrupt flag, enable bit and appropriate Global Interrupt Enable (GIE) bit are all set, the interrupt will vector immediately to address 0008h for high priority, or 0018h for low priority, depending on level of the interrupting source's priority bit. Individual interrupts can be disabled through their corresponding interrupt enable bits.

9.3 Interrupt Response

When an interrupt is responded to, the Global Interrupt Enable bit is cleared to disable further interrupts. The GIE/GIEH bit is the global interrupt enable when the IPEN bit is cleared. When the IPEN bit is set, enabling interrupt priority levels, the GIEH bit is the high priority global interrupt enable and the GIEL bit is the low priority global interrupt enable. High priority interrupt sources can interrupt a low priority interrupt. Low priority interrupts are not processed while high priority interrupts are in progress.

The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (0008h or 0018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits in the INTCONx and PIRx registers. The interrupt flag bits must be cleared by software before re-enabling interrupts to avoid repeating the same interrupt.


The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE/GIEH bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.


For external interrupt events, such as the INT pins or the PORTB interrupt-on-change, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one-cycle or two-cycle

PIC18(L)F2X/4XK22

instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bits or the Global Interrupt Enable bit.

Note: Do not use the MOVFF instruction to modify any of the interrupt control registers while any interrupt is enabled. Doing so may cause erratic microcontroller behavior.





9.4 INTCON Registers

The INTCON registers are readable and writable registers, which contain various enable, priority and flag bits.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

REGISTER 9-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	'0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	GIE/GIEH: Global Interrupt Enable bit <u>When IPEN = 0:</u> 1 = Enables all unmasked interrupts 0 = Disables all interrupts including peripherals <u>When IPEN = 1:</u> 1 = Enables all high priority interrupts 0 = Disables all interrupts including low priority
bit 6	<pre>PEIE/GIEL: Peripheral Interrupt Enable bit <u>When IPEN = 0:</u> 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts <u>When IPEN = 1:</u> 1 = Enables all low priority interrupts 0 = Disables all low priority interrupts</pre>
bit 5	TMR0IE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 overflow interrupt 0 = Disables the TMR0 overflow interrupt
bit 4	INTOIE: INTO External Interrupt Enable bit 1 = Enables the INTO external interrupt 0 = Disables the INTO external interrupt
bit 3	RBIE: Port B Interrupt-On-Change (IOCx) Interrupt Enable bit ⁽²⁾ 1 = Enables the IOCx port change interrupt 0 = Disables the IOCx port change interrupt
bit 2	TMR0IF: TMR0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed (must be cleared by software) 0 = TMR0 register did not overflow
bit 1	INTOIF: INTO External Interrupt Flag bit 1 = The INTO external interrupt occurred (must be cleared by software) 0 = The INTO external interrupt did not occur
bit 0	RBIF: Port B Interrupt-On-Change (IOCx) Interrupt Flag bit ⁽¹⁾ 1 = At least one of the IOC<3:0> (RB<7:4>) pins changed state (must be cleared by software) 0 = None of the IOC<3:0> (RB<7:4>) pins have changed state
Note 1: 2:	mismatch condition and allow the bit to be cleared.

1 R/W-1	R/W-1	R/W-1	U-0	R/W-1	U-0	R/W-1
	INTEDG1	INTEDG2		TMR0IP		RBIP
						bit 0
able bit	W = Writable	bit	U = Unimplei	mented bit rea	d as '0'	
			•			nown
RBPU : PORT	B Pull-up Ena	ble bit				
0 = PORTB p set.	oull-ups are en	abled provided	d that the pin is	an input and th	ne correspondi	ng WPUB bit is
INTEDG0: Ex	ternal Interrup	t 0 Edge Seled	ct bit			
•	0 0					
		•	ct bit			
	• •		ct hit			
	-	-				
Unimplemen	ted: Read as '	0'				
TMROIP: TMF	R0 Overflow In	terrupt Priority	/ bit			
•	•					
•						
	•	rrupt Priority b	it			
01	2					
	ity					
	J INTEDG0 able bit at POR RBPU: PORT 1 = All PORT 1 = All PORT 0 = PORTB p set. INTEDG0: Ex 1 = Interrupt 0 = Interrupt 0 = Interrupt INTEDG1: Ex 1 = Interrupt 0 = Interrupt 0 = Interrupt INTEDG2: Ex 1 = Interrupt 0 = Interrupt Unimplement TMR0IP: TMF 1 = High prio 0 = Low prior Unimplement RBIP: RB Por 1 = High prio 0 = Low prior Interrupt flag bits a condition occurs, regist corresponding of the second seco	J INTEDG0 INTEDG1 able bit W = Writable a t POR '1' = Bit is set RBPU: PORTB Pull-up Ena 1 = All PORTB pull-ups are 1 = All PORTB pull-ups are enaset. INTEDG0: External Interrup 1 = Interrupt on rising edge 0 = Interrupt on falling edge 0 = Interrupt on rising edge 0 = Interrupt on falling edge 1 = Interrupt on rising edge 0 = Interrupt on falling edge 0 = Interrupt on rising edge 0 = Interrupt on falling edge 0 = Interrupt on rising edge 0 = Interrupt on falling edge 0 = Interrupt on rising edge 0 = Interrupt on falling edge 0 = Interrupt on rising edge 0 = Interrupt on falling edge 0 = Interrupt on rising edge 0 = Interrupt on falling edge 0 = Interrupt on rising edge 0 = Interrupt on falling edge 0 = Interrupt on rising edge 0 = Interrupt on falling edge 0 = Interrupt on rising edge 0 = Interrupt on falling edge 0 = Interrupt on rising edge 0 = Interrupt on falling edge 0 = Interrupt on rising edge 0 = Interrupt on falling edge 0 = Interrupt on rising edge 0 = Interrupt on falling edge 0 = Low priority 0 = Low priority	J INTEDG0 INTEDG1 INTEDG2 able bit W = Writable bit ************************************	INTEDG0 INTEDG1 INTEDG2 — able bit W = Writable bit U = Unimplex a at POR '1' = Bit is set '0' = Bit is cle RBPU: PORTB Pull-up Enable bit 1 = All PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled provided that the pin is set. INTEDG0: External Interrupt 0 Edge Select bit 1 = Interrupt on rising edge 0 = Interrupt on falling edge 0 = Interrupt on rising edge 0 = Interrupt on falling edge 0 = Interrupt on rising edge 0 = Interrupt on falling edge 0 = Interrupt on rising edge 0 = Interrupt on rising edge 0 = Interrupt on rising edge 0 = Interrupt on falling edge 0 = Interrupt on rising edge 0 = Interrupt on falling edge 0 = Interrupt on rising edge 0 = Interrupt on falling edge 0 = Interrupt on rising edge 0 = Interrupt on falling edge 0 = Interrupt on rising edge 0 = Interrupt on falling edge 0 = Interrupt on rising edge 0 = Interrupt on falling edge 0 = Interrupt on falling edge 0 = Low priority 0 = Low priority Unimplemented: Read as '0' RBIP: RB Port Change Interrupt Priority bit 1 = High priority 0 = Low priority 0 = Low priorit	INTEDG0 INTEDG1 INTEDG2 — TMR0IP able bit W = Writable bit U = Unimplemented bit, reading and the point is cleared able bit W = Writable bit U = Unimplemented bit, reading and the point is cleared RBPU : PORTB Pull-up Enable bit 1 = All PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled provided that the pin is an input and the set. INTEDG0: INTEDG0: External Interrupt 0 Edge Select bit 1 = Interrupt on rising edge 0 = Interrupt on falling edge 0 = Interrupt on rising edge 0 = Interrupt on falling edge 0 = Interrupt on rising edge 0 = Interrupt on falling edge 0 = Interrupt on rising edge 0 = Interrupt on falling edge 0 = Interrupt on rising edge 0 = Interrupt on falling edge 0 = Interrupt on falling edge 0 = Interrupt on falling edge 0 = Interrupt on falling edge 0 = Interrupt on falling edge 0 = Interrupt on falling edge 0 = Interrupt on falling edge 0 = Interrupt on falling edge 0 = Interrupt on falling edge 0 = Interrupt on falling edge 0 = Interrupt on falling edge 0 = Interrupt on falling edge 0 = Interrupt on falling edge 0 = Interrupt on falling bits are set	J INTEDG0 INTEDG1 INTEDG2 — TMR0IP — able bit W = Writable bit U = Unimplemented bit, read as '0' a at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unk RBPU: PORTB Pull-up Enable bit 1 = All PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled provided that the pin is an input and the correspondin set. INTEDG0: External Interrupt 0 Edge Select bit 1 = Interrupt on rising edge 0 = Interrupt on falling edge 0 = Interrupt on rising edge 0 = Interrupt on falling edge INTEDG2: External Interrupt 1 Edge Select bit 1 = Interrupt on rising edge 0 = Interrupt on falling edge INTEDG2: External Interrupt 2 Edge Select bit 1 = Interrupt on rising edge 0 = Interrupt on falling edge Unimplemented: Read as '0' TMR0IP: TMR0 Overflow Interrupt Priority bit 1 High priority 0 = Low priority Unimplemented: Read as '0' RBIP: RB Port Change Interrupt Priority bit 1 = High priority 0 = Low priority Interrupt flag bits are set when an

INTCON2: INTERRUPT CONTROL 2 REGISTER REGISTER 9-2:

Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature
allows for software polling.

R/W-	1 R/W-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
INT2I	P INT1IP		INT2IE	INT1IE		INT2IF	INT1IF
bit 7 bit							
Legend:							
R = Read	lable bit	W = Writable		•	mented bit, read		
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 7		External Interr	unt Priority bi	ŀ			
	1 = High price		upt Friority bi	L			
	0 = Low prior	•					
bit 6	INT1IP: INT1	External Interr	upt Priority bi	t			
	1 = High pric	rity					
	0 = Low prio	rity					
bit 5	Unimplemen	ted: Read as '	0'				
bit 4		External Interr		t			
		the INT2 exter					
		the INT2 exter					
bit 3		External Interr	•	t			
		the INT1 extern the INT1 extern					
bit 2		ted: Read as '					
bit 1	-	External Interr					
			-	(must be clear	ed by software))	
		2 external inter	•	•	, ,		
bit 0	INT1IF: INT1	External Interr	upt Flag bit				
					red by software))	
	$0 = \text{The INT}^{2}$	l external inter	rupt did not oc	cur			
Note:	Interrupt flag bits a						
	condition occurs, r its corresponding						
	enable bit. User		-				
	the appropriate int	errupt flag bits	are clear				
	prior to enabling a	•	s feature				
	allows for software	e polling.					

REGISTER 9-3: INTCON3: INTERRUPT CONTROL 3 REGISTER

9.5 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are five Peripheral Interrupt Request Flag registers (PIR1, PIR2, PIR3, PIR4 and PIR5).

- Note 1: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE/GIEH of the INTCON register.
 - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

REGISTER 9-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

U-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
—	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

Legend:					
R = Reada	ble bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	
bit 7	Unimple	mented: Read as '0'.			
bit 6 ADIF: A/D Converter Interrupt Flag bi 1 = An A/D conversion completed (m 0 = The A/D conversion is not completed)			nust be cleared by software)		
bit 5 RC1IF: EUSART1 Receive Interrupt Flag bit 1 = The EUSART1 receive buffer, RCREG1, is full (cleared when RCREG1 is read) 0 = The EUSART1 receive buffer is empty					
bit 4 TX1IF: EUSART1 Transmit Inter 1 = The EUSART1 transmit buff 0 = The EUSART1 transmit buff			XREG1, is empty (cleared wh	en TXREG1 is written)	
bit 3 SSP1IF: Master Synchronous Se 1 = The transmission/reception is 0 = Waiting to transmit/receive		transmission/reception is co		oftware)	
bit 2	CCP1IF: CCP1 Interrupt Flag bit <u>Capture mode:</u> 1 = A TMR1 register capture occurred 0 = No TMR1 register capture occurred <u>Compare mode:</u> 1 = A TMR1 register compare match 0 = No TMR1 register compare match <u>PWM mode:</u> Unused in this mode		red occurred (must be cleared by		
bit 1	TMR2IF: 1 = TMR	TMR2 to PR2 Match Interru 22 to PR2 match occurred (m MR2 to PR2 match occurred	nust be cleared by software)		
bit 0	1 = TMR	TMR1 Overflow Interrupt Fla 1 register overflowed (must 1 register did not overflow	•		

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF
bit 7 bit							
Legend:							
R = Readable		W = Writable		-	nented bit, reac		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	lown
bit 7	OSCFIF: Osc	illator Fail Inter	rrupt Flag bit				
		scillator failed,		as changed to I	HFINTOSC (mu	st be cleared b	y software)
bit 6	C1IF: Compa	rator C1 Interru	upt Flag bit				
					ed by software)		
	•	tor C1 output h		ed			
bit 5	•	rator C2 Interru		must be alcore	d by coffwore)		
		tor C2 output r			ed by software)		
bit 4	•	•		on Interrupt Fla	ag bit		
				t be cleared by r has not been			
bit 3	BCL1IF: MSS	SP1 Bus Collisi	on Interrupt F	lag bit			
		llision occurred	•	ared by softwa	re)		
bit 2	HLVDIF: Low	-Voltage Detec	t Interrupt Fla	g bit			
	HLVDCO	N register)			ed by the VDIR	MAG bit of the	
		tage condition					
bit 1		R3 Overflow Inf		t leared by softw	(272)		
		gister did not o	•	leared by Solim	vale)		
bit 0		2 P2 Interrupt Fla					
		register captur		ust be cleared	by software)		
	0 = No IMR1 Compare mod	l register captu	ire occurred				
	1 = A TMR1			•	cleared by soft	ware)	
	PWM mode:			Curreu			
	Unused in this	s mode.					

REGISTER 9-5: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF				
bit 7							bit (
Legend:											
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	-	x = Bit is unkr	nown				
bit 7	SSD2IE: Sym	chronous Seria	l Port Interrur	t Elag bit							
	•		•	•	eared in softwar	e)					
		 1 = The transmission/reception is complete (must be cleared in software) 0 = Waiting to transmit/receive 									
bit 6	BCL2IF: MSS	SP2 Bus Collis	ion Interrupt F	lag bit							
		1 = A bus collision has occurred while the SSP2 module configured in I^2C master was transmitting									
	•	(must be cleared in software) 0 = No bus collision occurred									
bit 5		ART2 Receive		bit							
		The EUSART2 receive buffer, RCREG2, is full (cleared by reading RCREG2)									
		ART2 receive			, ,	,					
bit 4	TX2IF: EUSA	RT2 Transmit	Interrupt Flag	bit							
		ART2 transmit		G2, is empty (cleared by writin	ng TXREG2)					
bit 3	CTMUIF: CTI	MU Interrupt F	ag bit								
			`	eared in softwa	are)						
		J interrupt occ									
bit 2		TMR5GIF: TMR5 Gate Interrupt Flag bits 1 = TMR gate interrupt occurred (must be cleared in software)									
		gate occurred	unea (must be	e cleared in sol	iware)						
bit 1		TMR3GIF: TMR3 Gate Interrupt Flag bits									
		e interrupt occi gate occurred	urred (must be	e cleared in sof	ftware)						
bit 0	TMR1GIF: TM	VR1 Gate Inter	rupt Flag bits								
		e interrupt occ		e cleared in sof	ftware)						

REGISTER 9-6: PIR3: PERIPHERAL INTERRUPT (FLAG) REGISTER 3

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	_		—	—	CCP5IF	CCP4IF	CCP3IF
bit 7							bit C
Legend:							
R = Readable	bit	W = Writable	bit	-	mented bit, read		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 7-3	-	ted: Read as '					
bit 2		P5 Interrupt Fla	g bits				
	Capture mode			ot ho oloon! :			
		egister capture register captur		st be cleared I	n sottware)		
	Compare mod						
	1 = A TMR register compare match occurred (must be cleared in software)						
	0 = No TMR	register compa	re match occu	urred			
	PWM mode:						
1.11.4	Unused in PV		. 1.10				
bit 1		P4 Interrupt Fla	g bits				
	$\frac{\text{Capture mode}}{1 = \Delta \text{TMR re}}$	<u>ə:</u> egister capture	occurred (mu	st he cleared i	n software)		
		register captur					
	Compare mod	de:					
					cleared in softw	are)	
		register compa	ire match occu	urred			
	PWM mode: Unused in PV	VM mode.					
bit 0		CP3 Interrupt F	lag bits				
	Capture mode	•	5				
		egister capture	•	st be cleared i	n software)		
		register captur	e occurred				
	Compare mod				1		
		register compare			cleared in softw	are)	
	PWM mode:						
	Unused in PV	VM mode.					

REGISTER 9-7: PIR4: PERIPHERAL INTERRUPT (FLAG) REGISTER 4

	••••••••			. (,			
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	—	_	_	—	TMR6IF	TMR5IF	TMR4IF
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7-3	Unimplemen	ted: Read as '	0'				
bit 2	TMR6IF: TMF	R6 to PR6 Mate	ch Interrupt Fla	ag bit			
	1 = TMR6 to	PR6 match oc	curred (must b	be cleared in s	oftware)		
	0 = No TMR6	to PR6 match	occurred				
bit 1	TMR5IF: TMF	R5 Overflow Int	errupt Flag bi	t			
	1 = TMR5 reg	gister overflow	ed (must be cl	leared in softw	are)		
	0 = TMR5 reg	gister did not o	verflow				
bit 0	TMR4IF: TMF	R4 to PR4 Mate	ch Interrupt Fla	ag bit			
	1 = TMR4 to	PR4 match oc	curred (must l	be cleared in s	oftware)		
	0 = No TMR4	to PR4 match	occurred				

REGISTER 9-8: PIR5: PERIPHERAL INTERRUPT (FLAG) REGISTER 5

9.6 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are five Peripheral Interrupt Enable registers (PIE1, PIE2, PIE3, PIE4 and PIE5). When IPEN = 0, the PEIE/GIEL bit must be set to enable any of these peripheral interrupts.

REGISTER 9-9: PIE1: PERIPHERAL INTERRUPT ENABLE (FLAG) REGISTER 1

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'.
bit 6	ADIE: A/D Converter Interrupt Enable bit
	1 = Enables the A/D interrupt
	0 = Disables the A/D interrupt
bit 5	RC1IE: EUSART1 Receive Interrupt Enable bit
	1 = Enables the EUSART1 receive interrupt
	0 = Disables the EUSART1 receive interrupt
bit 4	TX1IE: EUSART1 Transmit Interrupt Enable bit
	1 = Enables the EUSART1 transmit interrupt
	0 = Disables the EUSART1 transmit interrupt
bit 3	SSP1IE: Master Synchronous Serial Port 1 Interrupt Enable bit
	1 = Enables the MSSP1 interrupt
	0 = Disables the MSSP1 interrupt
bit 2	CCP1IE: CCP1 Interrupt Enable bit
	1 = Enables the CCP1 interrupt
	0 = Disables the CCP1 interrupt
bit 1	TMR2IE: TMR2 to PR2 Match Interrupt Enable bit
	1 = Enables the TMR2 to PR2 match interrupt
	0 = Disables the TMR2 to PR2 match interrupt
bit 0	TMR1IE: TMR1 Overflow Interrupt Enable bit
	1 = Enables the TMR1 overflow interrupt
	0 = Disables the TMR1 overflow interrupt

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE
bit 7							bit 0
Legend: R = Readable	hit.	\\/ = \\/ritabla	h:t		monted hit rea		
		W = Writable		•	mented bit, read		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	lown
bit 7	OSCEIE: Os	cillator Fail Inter	rupt Enable b	nit			
	1 = Enabled						
	0 = Disabled	b					
bit 6	C1IE: Compa	arator C1 Interru	upt Enable bit	:			
	1 = Enabled						
	0 = Disableo	-					
bit 5	•	arator C2 Interru	upt Enable bit				
	1 = Enabled 0 = Disabled						
bit 4		EEPROM/Flash	Write Operat	ion Interrunt Er	nahle hit		
	1 = Enabled		white Operat				
	0 = Disabled						
bit 3	BCL1IE: MS	SP1 Bus Collisi	on Interrupt E	Enable bit			
	1 = Enabled	I					
	0 = Disabled	b					
bit 2		w-Voltage Detec	t Interrupt En	able bit			
	1 = Enabled 0 = Disabled						
bit 1		u IR3 Overflow Int	orrupt Epoble	, hit			
DILI	1 = Enabled						
	0 = Disabled						
bit 0	CCP2IE: CC	P2 Interrupt En	able bit				
	1 = Enabled	-					
	0 = Disableo	d					

REGISTER 9-10: PIE2: PERIPHERAL INTERRUPT ENABLE (FLAG) REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE
bit 7							bit 0
• • • • •							
Legend:	L:4		L:4				
R = Readable		W = Writable		-	nented bit, read		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	areo	x = Bit is unkr	IOWN
bit 7	SSP2IE: TMF	R5 Gate Interru	pt Enable bit				
	1 = Enabled 0 = Disabled						
bit 6	BCL2IE: Bus 1 = Enabled 0 = Disabled	Collision Interr	upt Enable bi	t			
bit 5	RC2IE: EUSA 1 = Enabled 0 = Disabled	ART2 Receive	nterrupt Enat	ble bit			
bit 4	TX2IE: EUSA 1 = Enabled 0 = Disabled	ART2 Transmit	Interrupt Enal	ole bit			
bit 3	CTMUIE: CT 1 = Enabled 0 = Disabled	MU Interrupt Er	nable bit				
bit 2	TMR5GIE: T 1 = Enabled 0 = Disabled	MR5 Gate Inter	rupt Enable b	it			
bit 1	TMR3GIE: Th 1 = Enabled 0 = Disabled	MR3 Gate Inter	rupt Enable b	it			
bit 0	TMR1GIE: T 1 = Enabled 0 = Disabled	MR1 Gate Inter	rupt Enable b	it			

REGISTER 9-11: PIE3: PERIPHERAL INTERRUPT ENABLE (FLAG) REGISTER 3

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	_		_	—	CCP5IE	CCP4IE	CCP3IE
bit 7							bit 0
Legend:							
R = Readable b	pit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 7-3 bit 2 bit 1 bit 0	CCP5IE: CCF 1 = Enabled 0 = Disabled CCP4IE: CCF 1 = Enabled 0 = Disabled	ted: Read as 'd ?5 Interrupt Ena ?4 Interrupt Ena ?3 Interrupt Ena	able bit able bit				

REGISTER 9-12: PIE4: PERIPHERAL INTERRUPT ENABLE (FLAG) REGISTER 4 U-0 U-0 U-0 R/W-0 R/W-0

REGISTER 9-13: PIE5: PERIPHERAL INTERRUPT ENABLE (FLAG) REGISTER 5

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	—	_	TMR6IE	TMR5IE	TMR4IE
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-3	Unimplemented: Read as '0'
bit 2	TMR6IE: TMR6 to PR6 Match Interrupt Enable bit
	1 = Enables the TMR6 to PR6 match interrupt
	0 = Disables the TMR6 to PR6 match interrupt
bit 1	TMR5IE: TMR5 Overflow Interrupt Enable bit
	1 = Enables the TMR5 overflow interrupt
	0 = Disables the TMR5 overflow interrupt
bit 0	TMR4IE: TMR4 to PR4 Match Interrupt Enable bit
	1 = Enables the TMR4 to PR4 match interrupt

0 = Disables the TMR4 to PR4 match interrupt

9.7 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are five Peripheral Interrupt Priority registers (IPR1, IPR2, IPR3, IPR4 and IPR5). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

REGISTER 9-14: IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6	ADIP: A/D Converter Interrupt Priority bit 1 = High priority 0 = Low priority
bit 5	RC1IP: EUSART1 Receive Interrupt Priority bit 1 = High priority 0 = Low priority
bit 4	TX1IP: EUSART1 Transmit Interrupt Priority bit
	1 = High priority0 = Low priority
bit 3	SSP1IP: Master Synchronous Serial Port 1 Interrupt Priority bit
	1 = High priority0 = Low priority
bit 2	CCP1IP: CCP1 Interrupt Priority bit
	1 = High priority0 = Low priority
bit 1	TMR2IP: TMR2 to PR2 Match Interrupt Priority bit
	1 = High priority0 = Low priority
bit 0	TMR1IP: TMR1 Overflow Interrupt Priority bit
	1 = High priority
	0 = Low priority

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 7	OSCFIP: O	scillator Fail Inte	rrupt Priority I	bit			
	1 = High p 0 = Low pr						
bit 6		parator C1 Interr	upt Priority bi	t			
	1 = High p 0 = Low pr	•					
bit 5	•	parator C2 Interr	upt Priority bi	t			
	1 = High p 0 = Low pr						
bit 4	EEIP: Data	EEPROM/Flash	Write Operat	ion Interrupt Pr	iority bit		
	1 = High p 0 = Low pr						
bit 3	BCL1IP: M	SSP1 Bus Collis	ion Interrupt F	Priority bit			
	1 = High p 0 = Low pr	•					
bit 2	•	ow-Voltage Detec	t Interrupt Pr	iority bit			
517 2	1 = High pi	riority					
	0 = Low pr	-					
bit 1		MR3 Overflow In	terrupt Priorit	y bit			
	1 = High p 0 = Low pr	,					
bit 0	•	CP2 Interrupt Pri	ority bit				
	1 = High pi		-				
	0 = Low pr	iority					

REGISTER 9-15: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSP2IP	BCL2IP	RC2IP	TX2IP	CTMUIP	TMR5GIP	TMR3GIP	TMR1GIP
bit 7							bit C
Levendu							
Legend: R = Readable	a hit	W = Writable	hit	II = I Inimpler	mented bit, read	1 as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	own
bit 7	SSP2IP: Syr	nchronous Seria	I Port 2 Interr	upt Priority bit			
	1 = High prio	ority					
	0 = Low pric	ority					
bit 6		s Collision 2 Inte	errupt Priority	bit			
	1 = High price	•					
L:1 F	0 = Low pric	-					
bit 5		ART2 Receive	Interrupt Prio	Tity Dit			
	1 = High pric 0 = Low pric	•					
bit 4	•	ART2 Transmit	Interrupt Prio	rity bit			
	1 = High price			.,			
	0 = Low pric	ority					
bit 3	CTMUIP: CT	MU Interrupt P	riority bit				
	1 = High price						
	0 = Low pric	•					
bit 2		MR5 Gate Inter	rupt Priority b	bit			
	1 = High pric 0 = Low pric	•					
bit 1	•	MR3 Gate Inter	runt Priority h	hit			
	1 = High pric		rupt i nonty t				
	0 = Low price						
bit 0	TMR1GIP: ⊤	MR1 Gate Inter	rupt Priority b	oit			
	1 = High prio						
	0 = Low price	and the second s					

REGISTER 9-16: IPR3: PERIPHERAL INTERRUPT PRIORITY REGISTER 3

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	_	_	_	CCP5IP	CCP4IP	CCP3IP
						bit 0
bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
CCP5IP: CCF 1 = High prior 0 = Low prior	25 Interrupt Prio rity ity	ority bit				
0 = Low prior CCP3IP: CCF 1 = High prior	ity 23 Interrupt Prio rity	ority bit				
	bit OR Unimplement CCP5IP: CCF 1 = High prior 0 = Low prior CCP4IP: CCF 1 = High prior 0 = Low prior CCP3IP: CCF 1 = High prior	int W = Writable OR '1' = Bit is set Unimplemented: Read as '0 CCP5IP: CCP5 Interrupt Priot 1 = High priority 0 = Low priority CCP4IP: CCP4 Interrupt Priot 1 = High priority 0 = Low priority CCP3IP: CCP3 Interrupt Priot 1 = High priority 0 = Low priority 1 = High priority 0 = Low priority 0 = Low priority CCP3IP: CCP3 Interrupt Priot 1 = High priority 1 = High priority				

REGISTER 9-17: IPR4: PERIPHERAL INTERRUPT PRIORITY REGISTER 4

REGISTER 9-18: IPR5: PERIPHERAL INTERRUPT PRIORITY REGISTER 5

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	—	_	TMR6IP	TMR5IP	TMR4IP
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-3	Unimplemented: Read as '0'
bit 2	TMR6IP: TMR6 to PR6 Match Interrupt Priority bit
	1 = High priority
	0 = Low priority
bit 1	TMR5IP: TMR5 Overflow Interrupt Priority bit
	1 = High priority
	0 = Low priority
bit 0	TMR4IP: TMR4 to PR4 Match Interrupt Priority bit
	1 = High priority

0 = Low priority

9.8 INTn Pin Interrupts

External interrupts on the RB0/INT0, RB1/INT1 and RB2/INT2 pins are edge-triggered. If the corresponding INTEDGx bit in the INTCON2 register is set (= 1), the interrupt is triggered by a rising edge; if the bit is clear, the trigger is on the falling edge. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit, INTxF, is set. This interrupt can be disabled by clearing the corresponding enable bit, INTxE. Flag bit, INTxF, must be cleared by software in the Interrupt Service Routine before re-enabling the interrupt.

All external interrupts (INT0, INT1 and INT2) can wakeup the processor from Idle or Sleep modes if bit INTxE was set prior to going into those modes. If the Global Interrupt Enable bit, GIE/GIEH, is set, the processor will branch to the interrupt vector following wake-up.

Interrupt priority for INT1 and INT2 is determined by the value contained in the interrupt priority bits, INT1IP and INT2IP of the INTCON3 register. There is no priority bit associated with INT0. It is always a high priority interrupt source.

9.9 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow in the TMR0 register (FFh \rightarrow 00h) will set flag bit, TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L register pair (FFFFh \rightarrow 0000h) will set TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE of the INTCON register. Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP of the INTCON2 register. See **Section 11.0 "Timer0 Module"** for further details on the Timer0 module.

9.10 PORTB Interrupt-on-Change

An input change on PORTB<7:4> sets flag bit, RBIF of the INTCON register. The interrupt can be enabled/ disabled by setting/clearing enable bit, RBIE of the INTCON register. Pins must also be individually enabled with the IOCB register. Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP of the INTCON2 register.

9.11 Context Saving During Interrupts

During interrupts, the return PC address is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (see **Section 5.1.3 "Fast Register Stack"**), the user may need to save the WREG, STATUS and BSR registers on entry to the Interrupt Service Routine. Depending on the user's application, other registers may also need to be saved. Example 9-1 saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine.

MOVWF MOVFF	W_TEMP STATUS, STATUS TEMP	; W_TEMP is in virtual bank ; STATUS TEMP located anywhere
MOVFF	BSR, BSR TEMP	; BSR TMEP located anywhere
;		
; USER	ISR CODE	
; MOVFF	BSR TEMP, BSR	; Restore BSR
MOVE	W TEMP, W	; Restore WREG
MOVFF	STATUS_TEMP, STATUS	; Restore STATUS

EXAMPLE 9-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

PIC18(L)F2X/4XK22

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB		_	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	153
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2		TMR0IP		RBIP	116
INTCON3	INT2IP	INT1IP	_	INT2IE	INT1IE	—	INT2IF	INT1IF	117
IOCB	IOCB7	IOCB6	IOCB5	IOCB4	—	—		_	156
IPR1		ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	127
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	128
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	CTMUIP	TMR5GIP	TMR3GIP	TMR1GIP	129
IPR4			_	_	_	CCP5IP	CCP4IP	CCP3IP	130
IPR5	_	_	_	_	_	TMR6IP	TMR5IP	TMR4IP	130
PIE1	_	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	123
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	124
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE	125
PIE4	_	_	_	—	—	CCP5IE	CCP4IE	CCP3IE	126
PIE5			_	_		TMR6IE	TMR5IE	TMR4IE	126
PIR1		ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	118
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	119
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF	120
PIR4	_	—	_	—	—	CCP5IF	CCP4IF	CCP3IF	121
PIR5			_	_	_	TMR6IF	TMR5IF	TMR4IF	122
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	151
RCON	IPEN	SBOREN		RI	TO	PD	POR	BOR	60

TABLE 9-1: REGISTERS ASSOCIATED WITH INTERRUPTS

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for Interrupts.

TABLE 9-2: CONFIGURATION REGISTERS ASSOCIATED WITH INTERRUPTS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CONFIG3H	MCLRE	—	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	354
CONFIG4L	DEBUG	XINST	_	_	—	LVP	_	STRVEN	355

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for Interrupts.

10.0 I/O PORTS

Depending on the device selected and features enabled, there are up to five ports available. All pins of the I/O ports are multiplexed with one or more alternate functions from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.


Each port has five registers for its operation. These registers are:

- TRIS register (data direction register)
- PORT register (reads the levels on the pins of the device)
- LAT register (output latch)
- ANSEL register (analog input control)
- · SLRCON register (port slew rate control)

The Data Latch (LAT register) is useful for read-modifywrite operations on the value that the I/O pins are driving.

A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 10-1.





10.1 PORTA Registers

PORTA is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., disable the output driver). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins, whereas writing to it, will write to the PORT latch.

The Data Latch (LATA) register is also memory mapped. Read-modify-write operations on the LATA register read and write the latched output value for PORTA.

The RA4 pin is multiplexed with the Timer0 module clock input and one of the comparator outputs to become the RA4/T0CKI/C1OUT pin. Pins RA6 and RA7 are multiplexed with the main oscillator pins; they are enabled as oscillator or I/O pins by the selection of the main oscillator in the Configuration register (see **Section 24.1 "Configuration Bits"** for details). When they are not used as port pins, RA6 and RA7 and their associated TRIS and LAT bits are read as '0'.

The other PORTA pins are multiplexed with analog inputs, the analog VREF+ and VREF- inputs, and the comparator voltage reference output. The operation of pins RA<3:0> and RA5 as analog is selected by setting the ANSELA<5, 3:0> bits in the ANSELA register which is the default setting after a Power-on Reset.

Pins RA0 through RA5 may also be used as comparator inputs or outputs by setting the appropriate bits in the CM1CON0 and CM2CON0 registers.

Note: On a Power-on Reset, RA5 and RA<3:0> are configured as analog inputs and read as '0'. RA4 is configured as a digital input.

The RA4/T0CKI/C1OUT pin is a Schmitt Trigger input. All other PORTA pins have TTL input levels and full CMOS output drivers.

The TRISA register controls the drivers of the PORTA pins, even when they are being used as analog inputs. The user should ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMPLE 10-1:	INITIALIZING PORTA
---------------	--------------------

MOVLB CLRF	0xf porta	'	Set BSR for banked SFRs Initialize PORTA by
		;	clearing output
		;	data latches
CLRF	LATA	;	Alternate method
		;	to clear output
		;	data latches
MOVLW	EOh	;	Configure I/O
MOVWF	ANSELA	;	for digital inputs
MOVLW	OCFh	;	Value used to
		;	initialize data
		;	direction
MOVWF	TRISA	;	Set RA<3:0> as inputs
		;	RA<5:4> as outputs

TABLE 10-1: PORTA I/O SUMMARY

Pin Name	Function	TRIS Setting	ANSEL Setting	Pin Type	Buffer Type	Description
RA0/C12IN0-/AN0	RA0	0	1	0	DIG	LATA<0> data output; not affected by analog input.
		1	0	I	TTL	PORTA<0> data input; disabled when analog input enabled.
	C12IN0-	1	1	I	AN	Comparators C1 and C2 inverting input.
	AN0	1	1	I	AN	Analog input 0.
RA1/C12IN1-/AN1	RA1	0	1	0	DIG	LATA<1> data output; not affected by analog input.
		1	0	I	TTL	PORTA<1> data input; disabled when analog input enabled.
	C12IN1-	1	1	I	AN	Comparators C1 and C2 inverting input.
	AN1	1	1	I	AN	Analog input 1.
RA2/C2IN+/AN2/ DACOUT/VREF-	RA2	0	1	0	DIG	LATA<2> data output; not affected by analog input; disabled when DACOUT enabled.
		1	0	I	TTL	PORTA<2> data input; disabled when analog input enabled; disabled when DACOUT enabled.
	C2IN+	1	1	I	AN	Comparator C2 non-inverting input.
	AN2	1	1	I	AN	Analog output 2.
	DACOUT	х	1	0	AN	DAC Reference output.
	VREF-	1	1	I	AN	A/D reference voltage (low) input.
RA3/C1IN+/AN3/	RA3	0	1	0	DIG	LATA<3> data output; not affected by analog input.
VREF+		1	0	I	TTL	PORTA<3> data input; disabled when analog input enabled.
	C1IN+	1	1	I	AN	Comparator C1 non-inverting input.
	AN3	1	1	I	AN	Analog input 3.
	VREF+	1	1	I	AN	A/D reference voltage (high) input.
RA4/CCP5/	RA4	0	1	0	DIG	LATA<4> data output.
C1OUT/SRQ/ T0CKI		1	0	I	TTL	PORTA<4> data input; default configuration on POR.
IUCKI	CCP5	0	1	0	DIG	CCP5 Compare output/PWM output, takes priority over RA4 output.
		1	0	Ι	ST	Capture 5 input/Compare 5 output/ PWM 5 output.
	C10UT	0	1	0	DIG	Comparator C1 output.
	SRQ	0	1	0	DIG	SR Latch Q output; take priority over CCP 5 output.
	T0CKI	1	0	Ι	ST	Timer0 external clock input.
RA5/C2OUT/	RA5	0	1	0	DIG	LATA<5> data output; not affected by analog input.
SRNQ/SS1/		1	0	I	TTL	PORTA<5> data input; disabled when analog input enabled.
HLVDIN/AN4	C2OUT	0	1	0	DIG	Comparator C2 output.
	SRNQ		1	0	DIG	SR Latch \overline{Q} output.
	SS1	1	0	I	TTL	SPI slave select input (MSSP1).
	HLVDIN	1	1	I	AN	High/Low-Voltage Detect input.
	AN4	1	1	I	AN	A/D input 4.

Legend: AN = Analog input or output; TTL = TTL compatible input; HV = High Voltage; OD = Open Drain; XTAL = Crystal; CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I^2C^{TM} = Schmitt Trigger input with I^2C .

Pin Name	Function	TRIS Setting	ANSEL Setting	Pin Type	Buffer Type	Description		
RA6/CLKO/OSC2	RA6	0	1	0	DIG	LATA<6> data output; enabled in INTOSC modes when CLKO is not enabled.		
		1	0	I	TTL	PORTA<6> data input; enabled in INTOSC modes when CLKO is not enabled.		
	CLKO	х	1	0	DIG	In RC mode, OSC2 pin outputs CLKOUT which has 1/4 frequency of OSC1 and denotes the instruction cycle ra		
OSC2 x			х	0	XTAL	Oscillator crystal output; connects to crystal or resonator in Crystal Oscillator mode.		
RA7/CLKI/OSC1	RA7	0	1	0	DIG	LATA<7> data output; disabled in external oscillator modes.		
		1	0	I	TTL	PORTA<7> data input; disabled in external oscillator modes.		
	CLKI	х	1	I	AN	External clock source input; always associated with pin function OSC1.		
	OSC1	x	x	I	XTAL	Oscillator crystal input or external clock source input ST buffer when configured in RC mode; CMOS otherwise.		

TABLE 10-1: PORTA I/O SUMMARY (CONTINUED)

Legend: AN = Analog input or output; TTL = TTL compatible input; HV = High Voltage; OD = Open Drain; XTAL = Crystal; CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I^2C^{TM} = Schmitt Trigger input with I^2C .

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
ANSELA	_	_	ANSA5	—	ANSA3	ANSA2	ANSA1	ANSA0	152	
CM1CON0	C10N	C10UT	C10E	C1POL	C1SP	C1R	C1CF	l<1:0>	310	
CM2CON0	C2ON	C2OUT	C2OE	C2POL	C2SP	C2R	C2CH	l<1:0>	311	
VREFCON1	DACEN	DACLPS	DACOE	_	DACP	SS<1:0> —		DACNSS	341	
VREFCON2	_	—	_		DACR<4:0>					
HLVDCON	VDIRMAG	BGVST	IRVST	HLVDEN		HLVDL	<3:0>		343	
PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	151	
SLRCON	_	—	_	SLRE	SLRD	SLRC	SLRB	SLRA	156	
SRCON0	SRLEN	S	RCLK<2:0	>	SRQEN	SRNQEN	SRPS	SRPR	335	
SSP1CON1	WCOL	SSPOV	SSPEN	CKP	SSPM<3:0>				256	
TOCON	TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS<2:0>			157	
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	154	

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for PORTA.

TABLE 10-3: CONFIGURATION REGISTERS ASSOCIATED WITH PORTA

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CONFIG	H IESO	FCMEN	PRICLKEN	PLLCFG		FOSC	<3:0>		351

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for PORTA.

10.1.1 PORTA OUTPUT PRIORITY

Each PORTA pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the higher priority. Table 10-4 lists the PORTA pin functions from the highest to the lowest priority.

Analog input functions, such as ADC and comparator, are not shown in the priority lists.

These inputs are active when the I/O pin is set for Analog mode using the ANSELx registers. Digital output functions may control the pin when it is in Analog mode with the priority shown below.

-	Port Function Priority by Port Pin										
Port bit	PORTA	PORTB	PORTC	PORTD ⁽²⁾	PORTE ⁽²⁾						
0	RA0	CCP4 ⁽¹⁾	SOSCO	SCL2	CCP3 ⁽⁸⁾						
		RB0	P2B ⁽⁶⁾	SCK2	P3A ⁽⁸⁾						
			RC0	RD0	RE0						
1	RA1	SCL2 ⁽¹⁾	SOSCI	SDA2	P3B						
		SCK2 ⁽¹⁾	CCP2 ⁽³⁾	CCP4	RE1						
		P1C ⁽¹⁾	P2A ⁽³⁾	RD1							
		RB1	RC1								
2	RA2	SDA2 ⁽¹⁾	CCP1	P2B	CCP5						
		P1B ⁽¹⁾	P1A	RD2 ⁽⁴⁾	RE2						
		RB2	CTPLS								
			RC2								
3	RA3	SDO2 ⁽¹⁾	SCL1	P2C	MCLR						
		CCP2 ⁽⁶⁾	SCK1	RD3	Vpp						
		P2A ⁽⁶⁾	RC3		RE3						
		RB3									
4	SRQ	P1D ⁽¹⁾	SDA1	SDO2							
	C1OUT	RB4	RC4	P2D							
	CCP5 ⁽¹⁾			RD4							
	RA4										

TABLE 10-4: PORT PIN FUNCTION PRIORITY

Note 1: PIC18(L)F2XK22 devices.

2: PIC18(L)F4XK22 devices.

- **3:** Function default pin.
- **4:** Function default pin (28-pin devices).
- **5:** Function default pin (40/44-pin devices).
- 6: Function alternate pin.
- 7: Function alternate pin (28-pin devices).
- 8: Function alternate pin (40/44-pin devices)

D. A.L.Y	Port Function Priority by Port Pin										
Port bit	PORTA	PORTB	PORTC	PORTD ⁽²⁾	PORTE ⁽²⁾						
5	SRNQ	CCP3 ⁽³⁾	SDO1	P1B							
	C2OUT	P3A ⁽³⁾	RC5	RD5							
	RA5	P2B ⁽¹⁾⁽⁴⁾									
		RB5									
6	OSC2	PGC	TX1/CK1	TX2/CK2							
	CLKO	TX2/CK2 ⁽¹⁾	CCP3 ⁽¹⁾⁽⁷⁾	P1C							
	RA6	RB6	P3A ⁽¹⁾⁽⁷⁾	RD6							
		ICDCK	RC6								
7	RA7										
	OSC1	PGD	RX1/DT1	RX2/DT2							
	RA7	RX2/DT2 ⁽¹⁾	P3B ⁽¹⁾	P1D							
		RB7	RC7	RD7							
		ICDDT									

TABLE 10-4: PORT PIN FUNCTION PRIORITY (CONTINUED)

Note 1: PIC18(L)F2XK22 devices.

2: PIC18(L)F4XK22 devices.

3: Function default pin.

4: Function default pin (28-pin devices).

5: Function default pin (40/44-pin devices).

6: Function alternate pin.

7: Function alternate pin (28-pin devices).

8: Function alternate pin (40/44-pin devices)

10.2 PORTB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., disable the output driver). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin).

The Data Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register read and write the latched output value for PORTB.

EXAMPLE 10-2:	INITIALIZING PORTB

MOVLB CLRF	0xF portb	; Set BSR for banked SFRs ; Initialize PORTB by ; clearing output
		; data latches
CLRF	LATB	; Alternate method
		; to clear output
		; data latches
MOVLW	OFOh	; Value for init
MOVWF	ANSELB	; Enable RB<3:0> for
		; digital input pins
		; (not required if config bit
		; PBADEN is clear)
MOVLW	OCFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISB	; Set RB<3:0> as inputs
		; RB<5:4> as outputs
		; RB<7:6> as inputs

10.2.1 PORTB OUTPUT PRIORITY

Each PORTB pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the higher priority. Table 10-4 lists the PORTB pin functions from the highest to the lowest priority.

Analog input functions, such as ADC, comparator and SR Latch inputs, are not shown in the priority lists.

These inputs are active when the I/O pin is set for Analog mode using the ANSELx registers. Digital output functions may control the pin when it is in Analog mode with the priority shown below.

10.3 Additional PORTB Pin Functions

PORTB pins RB<7:4> have an interrupt-on-change option. All PORTB pins have a weak pull-up option.

10.3.1 WEAK PULL-UPS

Each of the PORTB pins has an individually controlled weak internal pull-up. When set, each bit of the WPUB register enables the corresponding pin pull-up. When cleared, the RBPU bit of the INTCON2 register enables pull-ups on all pins which also have their corresponding WPUB bit set. When set, the RBPU bit disables all weak pull-ups. The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Note:	On a Power-on Reset, RB<5:0> are								
	configured as analog inputs by default and								
	read as '0'; RB<7:6> are configured as								
	digital inputs.								
	When the PBADEN Configuration bit is set								
	to '1' PB<5:0> will alternatively be								

configured as digital inputs on POR.

10.3.2 INTERRUPT-ON-CHANGE

Four of the PORTB pins (RB<7:4>) are individually configurable as interrupt-on-change pins. Control bits in the IOCB register enable (when set) or disable (when clear) the interrupt function for each pin.

When set, the RBIE bit of the INTCON register enables interrupts on all pins which also have their corresponding IOCB bit set. When clear, the RBIE bit disables all interrupt-on-changes.

Only pins configured as inputs can cause this interrupt to occur (i.e., any RB<7:4> pin configured as an output is excluded from the interrupt-on-change comparison).

For enabled interrupt-on-change pins, the values are compared with the old value latched on the last read of PORTB. The 'mismatch' outputs of the last read are OR'd together to set the PORTB Change Interrupt flag bit (RBIF) in the INTCON register.

This interrupt can wake the device from the Sleep mode, or any of the Idle modes. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB to clear the mismatch condition (except when PORTB is the source or destination of a MOVFF instruction).
- b) Execute at least one instruction after reading or writing PORTB, then clear the flag bit, RBIF.

A mismatch condition will continue to set the RBIF flag bit. Reading or writing PORTB will end the mismatch condition and allow the RBIF bit to be cleared. The latch holding the last read value is not affected by a MCLR nor Brown-out Reset. After either one of these Resets, the RBIF flag will continue to be set if a mismatch is present.

Note: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RBIF interrupt flag may not get set. Furthermore, since a read or write on a port affects all bits of that port, care must be taken when using multiple pins in Interrupt-on-change mode. Changes on one pin may not be seen while servicing changes on another pin.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

10.3.3 ALTERNATE FUNCTIONS

PORTB is multiplexed with several peripheral functions (Table 10-5). The pins have TTL input buffers. Some of these pin functions can be relocated to alternate pins using the Control fuse bits in CONFIG3H. RB5 is the default pin for P2B (28-pin devices). Clearing the P2BMX bit moves the pin function to RC0. RB5 is also the default pin for the CCP3/P3A peripheral pin. Clearing the CCP3MX bit moves the pin function to the RC6 pin (28-pin devices) or RE0 (40/44-pin devices).

Two other pin functions, T3CKI and CCP2/P2A, can be relocated from their default pins to PORTB pins by clearing the control fuses in CONFIG3H. Clearing T3CMX and CCP2MX moves the pin functions to RB5 and RB3, respectively.

Pin	Function	TRIS Setting	ANSEL Setting	Pin Type	Buffer Type	Description
RB0/INT0/CCP4/	RB0	0	1	0	DIG	LATB<0> data output; not affected by analog input.
FLT0/SRI/SS2/ AN12		1	0	I	TTL	PORTB<0> data input; disabled when analog input enabled.
	INT0	1	0	I	ST	External interrupt 0.
	CCP4 ⁽³⁾	0	1	0	DIG	Compare 4 output/PWM 4 output.
		1	0	I	ST	Capture 4 input.
	FLT0	1	0	I	ST	PWM Fault input for ECCP auto-shutdown.
	SRI	1	0	I	ST	SR Latch input.
	SS2 ⁽³⁾	1	0	Ι	TTL	SPI slave select input (MSSP2).
	AN12	1	1	Ι	AN	Analog input 12.
RB1/INT1/P1C/	RB1	0	1	0	DIG	LATB<1> data output; not affected by analog input.
SCK2/SCL2/ C12IN3-/AN10		1	0	Ι	ST	PORTB<1> data input; disabled when analog input enabled.
	INT1	1	0	I	ST	External Interrupt 1.
	P1C ⁽³⁾	0	1	0	DIG	Enhanced CCP1 PWM output 3.
	SCK2 ⁽³⁾	0	1	0	DIG	MSSP2 SPI Clock output.
		1	0	I	ST	MSSP2 SPI Clock input.
	SCL2 ⁽³⁾	0	1	0	DIG	MSSP2 I ² C [™] Clock output.
		1	0	Ι	l ² C	MSSP2 I ² C [™] Clock input.
	C12IN3-	1	1	I	AN	Comparators C1 and C2 inverting input.
	AN10	1	1	Ι	AN	Analog input 10.

TABLE 10-5: PORTB I/O SUMMARY

Legend: AN = Analog input or output; TTL = TTL compatible input; HV = High Voltage; OD = Open Drain; XTAL = Crystal; CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I^2C^{TM} = Schmitt Trigger input with I^2C .

Note 1: Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

2: Alternate pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are clear.

3: Function on PORTD and PORTE for PIC18(L)F4XK22 devices.

TABLE 10-5: PORTB I/O SUMMARY (CONTINUED)

Pin	Function	TRIS Setting	ANSEL Setting	Pin Type	Buffer Type	Description
RB2/INT2/CTED1/	RB2	0	1	0	DIG	LATB<2> data output; not affected by analog input.
P1B/SDI2/SDA2/ AN8		1	0	I	ST	PORTB<2> data input; disabled when analog input enabled.
	INT2	1	0	I	ST	External interrupt 2.
	CTED1	1	0	I	ST	CTMU Edge 1 input.
	P1B ⁽³⁾	0	1	0	DIG	Enhanced CCP1 PWM output 2.
	SDI2 ⁽³⁾	1	0	I	ST	MSSP2 SPI data input.
	SDA2 ⁽³⁾	0	0	0	DIG	MSSP2 I ² C [™] data output.
		1	0	I	l ² C	MSSP2 I ² C [™] data input.
	AN8	1	1	I	AN	Analog input 8.
RB3/CTED2/P2A/	RB3	0	1	0	DIG	LATB<3> data output; not affected by analog input.
CCP2/SDO2/ C12IN2-/AN9		1	0	ļ	ST	PORTB<3> data input; disabled when analog input enabled.
	CTED2	1	0	Ι	ST	CTMU Edge 2 input.
	P2A	0	1	0	DIG	Enhanced CCP1 PWM output 1.
	CCP2 ⁽²⁾	0	1	0	DIG	Compare 2 output/PWM 2 output.
		1	0	I	ST	Capture 2 input.
	SDO2 ⁽²⁾	0	1	0	DIG	MSSP2 SPI data output.
	C12IN2-	1	1	I	AN	Comparators C1 and C2 inverting input.
	AN9	1	1	I	AN	Analog input 9.
RB4/IOC0/P1D/	RB4	0	1	0	DIG	LATB<4> data output; not affected by analog input.
T5G/AN11		1	0	-	ST	PORTB<4> data input; disabled when analog input enabled.
	IOC0	1	0	I	TTL	Interrupt-on-change pin.
	P1D	0	1	0	DIG	Enhanced CCP1 PWM output 4.
	T5G	1	0	I	ST	Timer5 external clock gate input.
	AN11	1	1	-	AN	Analog input 11.
RB5/IOC1/P2B/	RB5	0	1	0	DIG	LATB<5> data output; not affected by analog input.
P3A/CCP3/T3CKI/ T1G/AN13		1	0	ļ	ST	PORTB<5> data input; disabled when analog input enabled.
	IOC1	1	0	I	TTL	Interrupt-on-change pin 1.
	P2B ⁽¹⁾⁽³⁾	0	1	0	DIG	Enhanced CCP2 PWM output 2.
	P3A ⁽¹⁾	0	1	0	DIG	Enhanced CCP3 PWM output 1.
	CCP3 ⁽¹⁾	0	1	0	DIG	Compare 3 output/PWM 3 output.
		1	0	I	ST	Capture 3 input.
	T3CKI ⁽²⁾	1	0	I	ST	Timer3 clock input.
	T1G	1	0	I	ST	Timer1 external clock gate input.
	AN13	1	1	I	AN	Analog input 13.

Legend: AN = Analog input or output; TTL = TTL compatible input; HV = High Voltage; OD = Open Drain; XTAL = Crystal; CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I^2C^{TM} = Schmitt Trigger input with I^2C .

Note 1: Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

2: Alternate pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are clear.

3: Function on PORTD and PORTE for PIC18(L)F4XK22 devices.

			•••••	020,	
Function	TRIS Setting	ANSEL Setting	Pin Type	Buffer Type	Description
RB6	0	1	0	DIG	LATB<6> data output; not affected by analog input.
	1	0	I	ST	PORTB<6> data input; disabled when analog input enabled.
IOC2	1	0	I	TTL	Interrupt-on-change pin.
TX2 ⁽³⁾	0	1	0	DIG	EUSART 2 asynchronous transmit data output.
CK2 ⁽³⁾	0	1	0	DIG	EUSART 2 synchronous serial clock output.
	1	0	I	ST	EUSART 2 synchronous serial clock input.
PGC	x	х	I	ST	In-Circuit Debugger and ICSP [™] programming clock input.
RB7	0	1	0	DIG	LATB<7> data output; not affected by analog input.
	1	0	I	ST	PORTB<7> data input; disabled when analog input enabled.
IOC3	1	0	I	TTL	Interrupt-on-change pin.
RX2 ^{(2), (3)}	1	0	Ι	ST	EUSART 2 asynchronous receive data input.
DT2 ^{(2), (3)}	0	1	0	DIG	EUSART 2 synchronous serial data output.
	1	0	I	ST	EUSART 2 synchronous serial data input.
PGD	х	x	0	DIG	In-Circuit Debugger and ICSP [™] programming data output.
	х	х	I	ST	In-Circuit Debugger and ICSP [™] programming data input.
	Function RB6 IOC2 TX2 ⁽³⁾ CK2 ⁽³⁾ PGC RB7 IOC3 RX2 ^{(2), (3)} DT2 ^{(2), (3)}	Function TRIS Setting RB6 0 1 1 IOC2 1 TX2 ⁽³⁾ 0 CK2 ⁽³⁾ 0 PGC × RB7 0 IOC3 1 RX2 ⁽²⁾ , (3) 1 DT2 ⁽²⁾ , (3) 0 1 1	Function TRIS Setting ANSEL Setting RB6 0 1 1 0 1 IOC2 1 0 IOC2 1 0 TX2 ⁽³⁾ 0 1 CK2 ⁽³⁾ 0 1 PGC x x RB7 0 1 IOC3 1 0 RX2 ⁽²⁾ , (3) 1 0 DT2 ⁽²⁾ , (3) 0 1 PGD x x	Function TRIS Setting ANSEL Setting Pin Type RB6 0 1 O 1 0 1 O IOC2 1 0 I TX2 ⁽³⁾ 0 1 O CK2 ⁽³⁾ 0 1 O PGC x x I RB7 0 1 O IOC3 1 0 I RX2 ⁽²⁾ , (3) 1 0 I DT2 ⁽²⁾ , (3) 0 1 O PGD x x O	Function Setting Setting Type Type RB6 0 1 O DIG 1 0 1 O DIG 1 0 1 O DIG 1 0 1 ST ST IOC2 1 0 1 TTL TX2 ⁽³⁾ 0 1 O DIG CK2 ⁽³⁾ 0 1 O DIG PGC x xx I ST PGC x xx I ST RB7 0 1 O DIG 1 0 I ST IOC3 1 0 I ST DT2 ⁽²⁾ , (3) 0 1 O DIG 1 0 I ST ST PGD x x O DIG

TABLE 10-5: PORTB I/O SUMMARY (CONTINUED)

Legend: AN = Analog input or output; TTL = TTL compatible input; HV = High Voltage; OD = Open Drain; XTAL = Crystal; CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I^2C^{TM} = Schmitt Trigger input with I^2C .

Note 1: Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

2: Alternate pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are clear.

3: Function on PORTD and PORTE for PIC18(L)F4XK22 devices.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB	—	_	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	153
ECCP2AS	CCP2ASE		CCP2AS<2:0>	>	P2SSAC<	1:0>	P2SSB	D<1:0>	205
CCP2CON	P2M	<1:0>	DC2B	<1:0>		CCP2M<3	:0>		201
ECCP3AS	CCP3ASE	(CCP3AS<2:0>	•	P3SSAC<	1:0>	P3SSB	D<1:0>	205
CCP3CON	P3M	<1:0>	DC3B	<1:0>		CCP3M<3	:0>		201
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	_	RBIP	116
INTCON3	INT2IP	INT1IP	_	INT2IE	INT1IE	_	INT2IF	INT1IF	117
IOCB	IOCB7	IOCB6	IOCB5	IOCB4	_	_	_	—	156
LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	155
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	151
SLRCON	—	_	_	SLRE ⁽¹⁾	SLRD ⁽¹⁾	SLRC	SLRB	SLRA	156
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL	T1GS	S<1:0>	171
T3CON	TMR3C	S<1:0>	T3CKP	S<1:0>	T3SOSCEN	T3SYNC	T3RD16	TMR3ON	170
T5GCON	TMR5GE	T5GPOL	T5GTM T5GSPM		T5GGO_DONE	T5GVAL	T50	GSS	171
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	154
WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	155

TABLE 10-6: REGISTERS ASSOCIATED WITH PORTB

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for PORTB.

Note 1: Available on PIC18(L)F4XK22 devices.

	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ľ	CONFIG3H	MCLRE	—	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	354
	CONFIG4L	DEBUG	XINST	_	-	—	LVP ⁽¹⁾	_	STRVEN	355

TABLE 10-7: CONFIGURATION REGISTERS ASSOCIATED WITH PORTB

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for PORTB.

Note 1: Can only be changed when in high voltage programming mode.

10.4 PORTC Registers

PORTC is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., disable the output driver). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin).

The Data Latch register (LATC) is also memory mapped. Read-modify-write operations on the LATC register read and write the latched output value for PORTC.

PORTC is multiplexed with several peripheral functions (Table 10-8). The pins have Schmitt Trigger input buffers.

Some of these pin functions can be relocated to alternate pins using the Control fuse bits in CONFIG3H. RC0 is the default pin for T3CKI. Clearing the T3CMX bit moves the pin function to RB5. RC1 is the default pin for the CCP2 peripheral pin. Clearing the CCP2MX bit moves the pin function to the RB3 pin.

Two other pin functions, P2B and CCP3, can be relocated from their default pins to PORTC pins by clearing the control fuses in CONFIG3H. Clearing P2BMX and CCP3MX moves the pin functions to RC0 and RC6⁽¹⁾/ RE0⁽²⁾, respectively.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. The EUSART and MSSP peripherals override the TRIS bit to make a pin an output or an input, depending on the peripheral configuration. Refer to the corresponding peripheral section for additional information.

Note:	On a Power-on Reset, these pins are con-
	figured as analog inputs.

The contents of the TRISC register are affected by peripheral overrides. Reading TRISC always returns the current contents, even though a peripheral device may be overriding one or more of the pins.

EXAMPLE 10-3: INITIALIZING PORTC

MOVLB	0xF	; Set BSR for banked SFRs
CLRF	PORTC	; Initialize PORTC by
		; clearing output
		; data latches
CLRF	LATC	; Alternate method
		; to clear output
		; data latches
MOVLW	OCFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISC	; Set RC<3:0> as inputs
		; RC<5:4> as outputs
		; RC<7:6> as inputs
MOVLW	30h	; Value used to
		; enable digital inputs
MOVWF	ANSELC	; RC<3:2> dig input enable
		; No ANSEL bits for RC<1:0>
		; RC<7:6> dig input enable

10.4.1 PORTC OUTPUT PRIORITY

Each PORTC pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the higher priority. Table 10-4 lists the PORTC pin functions from the highest to the lowest priority.

Analog input functions, such as ADC, comparator and SR Latch inputs, are not shown in the priority lists.

These inputs are active when the I/O pin is set for Analog mode using the ANSELx registers. Digital output functions may control the pin when it is in Analog mode with the priority shown below.

Pin Name	Function	TRIS Setting	ANSEL setting	Pin Type	Buffer Type	Description
RC0/P2B/T3CKI/T3G/ T1CKI/SOSCO	RC0	0	1	0	DIG	LATC<0> data output; not affected by analog input.
		1	0	Ι	ST	PORTC<0> data input; disabled when analog input enabled.
	P2B ⁽²⁾	0	1	0	DIG	Enhanced CCP2 PWM output 2.
	T3CKI ⁽¹⁾	1	0	I	ST	Timer3 clock input.
	T3G	1	0	I	ST	Timer3 external clock gate input.
	T1CKI	1	0	I	ST	Timer1 clock input.
	SOSCO	х	-	0	XTAL	Secondary oscillator output.
RC1/P2A/CCP2/SOSCI	RC1	0	1	0	DIG	LATC<1> data output; not affected by analog input.
		1	0	I	ST	PORTC<1> data input; disabled when analog input enabled.
	P2A	0	1	0	DIG	Enhanced CCP2 PWM output 1.
	CCP2 ⁽¹⁾	0	1	0	DIG	Compare 2 output/PWM 2 output.
		1	0	I	ST	Capture 2 input.
	SOSCI	х	_	I	XTAL	Secondary oscillator input.
RC2/CTPLS/P1A/	RC2	0	1	0	DIG	LATC<2> data output; not affected by analog input.
CCP1/T5CKI/AN14		1	0	Ι	ST	PORTC<2> data input; disabled when analog input enabled.
	CTPLS	0	1	0	DIG	CTMU pulse generator output.
	P1A	0	1	0	DIG	Enhanced CCP1 PWM output 1.
	CCP1	0	1	0	DIG	Compare 1 output/PWM 1 output.
		1	0	I	ST	Capture 1 input.
	T5CKI	1	0	I	ST	Timer5 clock input.
	AN14	1	1	I	AN	Analog input 14.
RC3/SCK1/SCL1/AN15	RC3	0	1	0	DIG	LATC<3> data output; not affected by analog input.
		1	0	Ι	ST	PORTC<3> data input; disabled when analog input enabled.
	SCK1	0	1	0	DIG	MSSP1 SPI Clock output.
		1	0	I	ST	MSSP1 SPI Clock input.
	SCL1	0	1	0	DIG	MSSP1 I ² C™ Clock output.
		1	0	Ι	I2C	MSSP1 I ² C™ Clock input.
	AN15	1	1	I	AN	Analog input 15.
RC4/SDI1/SDA1/AN16	RC4	0	1	0	DIG	LATC<4> data output; not affected by analog input.
		1	0	Ι	ST	PORTC<4> data input; disabled when analog input enabled.
	SDI1	1	0	Ι	ST	MSSP1 SPI data input.
	SDA1	0	0	0	DIG	MSSP1 I ² C™ data output.
		1	0	Ι	I2C	MSSP1 I ² C™ data input.
	AN16	1	1	Ι	AN	Analog input 16.

TABLE 10-8:PORTC I/O SUMMARY

Legend: AN = Analog input or output; TTL = TTL compatible input; HV = High Voltage; OD = Open Drain; XTAL = Crystal; CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I²CTM = Schmitt Trigger input with I²C.

Note 1: Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

2: Alternate pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are clear.

3: Function on PORTD and PORTE for PIC18(L)F4XK22 devices.

Pin Name	Function	TRIS Setting	ANSEL setting	Pin Type	Buffer Type	Description
RC5/SDO1/AN17	RC5	0	1	0	DIG	LATC<5> data output; not affected by analog input.
		1	0	I	ST	PORTC<5> data input; disabled when analog input enabled.
	SDO1	0	1	0	DIG	MSSP1 SPI data output.
	AN17			I	AN	Analog input 17.
RC6/P3A/CCP3/TX1/	RC6	0	1	0	DIG	LATC<6> data output; not affected by analog input.
CK1/AN18		1	0	I	ST	PORTC<6> data input; disabled when analog input enabled.
	P3A ^{(2), (3)}	0	1	0	CMOS	Enhanced CCP3 PWM output 1.
	CCP3 ^{(2), (3)}	0	1	0	DIG	Compare 3 output/PWM 3 output.
		1	0	Ι	ST	Capture 3 input.
	TX1	0	1	0	DIG	EUSART 1 asynchronous transmit data output.
	CK1	0	1	0	DIG	EUSART 1 synchronous serial clock output.
		1	0	Ι	ST	EUSART 1 synchronous serial clock input.
	AN18	1	1	I	AN	Analog input 18.
RC7/P3B/RX1/DT1/	RC7	0	1	0	DIG	LATC<7> data output; not affected by analog input.
AN19		1	0	Ι	ST	PORTC<7> data input; disabled when analog input enabled.
	P3B	0	1	0	CMOS	Enhanced CCP3 PWM output 2.
	RX1	1	0	I	ST	EUSART 1 asynchronous receive data in.
	DT1	0	1	0	DIG	EUSART 1 synchronous serial data output.
		1	0	I	ST	EUSART 1 synchronous serial data input.
	AN19	1	1	Ι	AN	Analog input 19.

TABLE 10-8: PORTC I/O SUMMARY (CONTINUED)

Legend: AN = Analog input or output; TTL = TTL compatible input; HV = High Voltage; OD = Open Drain; XTAL = Crystal; CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I^2C^{TM} = Schmitt Trigger input with I^2C .

Note 1: Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

2: Alternate pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are clear.

3: Function on PORTD and PORTE for PIC18(L)F4XK22 devices.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	—	—	153
ECCP1AS	CCP1ASE		CCP1AS<2:0>		P1SSA0	C<1:0>	P1SSB	D<1:0>	205
CCP1CON	P1M<	1:0>	DC1B<	1:0>		CCP1M<3:0)>		201
ECCP2AS	CCP2ASE		CCP2AS<2:0>		P2SSA0	C<1:0>	P2SSB	D<1:0>	205
CCP2CON	P2M<	1:0>	DC2B<	1:0>		CCP2M<3:0)>		201
CTMUCONH	CTMUEN	_	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG	329
LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	155
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	151
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
SLRCON	_	_	_	SLRE ⁽¹⁾	SLRD ⁽¹⁾	SLRC	SLRB	SLRA	156
SSP1CON1	WCOL	SSPOV	SSPEN	CKP	SSPM<3:0>				256
T1CON	TMR1CS	5<1:0>	T1CKPS-	<1:0>	T1SOSCEN	T1SYNC	T1RD16	TMR10N	170
T3CON	TMR3CS	S<1:0>	T3CKPS-	<1:0>	T3SOSCEN	T3SYNC	T3RD16	TMR3ON	170
T3GCON	TMR3GE	T3GPOL	T3GTM	T3GSPM	T3GGO/DONE	T3GVAL	T3GSS		171
T5CON	TMR5CS	S<1:0>	T5CKPS<1:0>		T5OSCEN	T5SYNC	T5RD16	TMR5ON	170
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	154
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272

TABLE 10-9: REGISTERS ASSOCIATED WITH PORTC

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for PORTC.

Note 1: Available on PIC18(L)F4XK22 devices.

TABLE 10-10: CONFIGURATION REGISTERS ASSOCIATED WITH PORTC

	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CC	NFIG3H	MCLRE	_	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	354

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for PORTC.

10.5 PORTD Registers

Note:	PORTD is only available on 40-pin and 44-
	pin devices.

PORTD is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISD. Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., disable the output driver). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin).

The Data Latch register (LATD) is also memory mapped. Read-modify-write operations on the LATD register read and write the latched output value for PORTD.

All pins on PORTD are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

All of the PORTD pins are multiplexed with analog and digital peripheral modules. See Table .

Note:	On a Power-on Reset, these pins are
	configured as analog inputs.

EXAMPLE 10-4: INITIALIZING PORTD

MOVLB CLRF	0xF portd	; Set BSR for banked SFRs ; Initialize PORTD by ; clearing output
		; data latches
CLRF	LATD	; Alternate method
		; to clear output
		; data latches
MOVLW	OCFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISD	; Set RD<3:0> as inputs
		; RD<5:4> as outputs
		; RD<7:6> as inputs
MOVLW	30h	; Value used to
		; enable digital inputs
MOVWF	ANSELD	; RD<3:0> dig input enable
		; RC<7:6> dig input enable

10.5.1 PORTD OUTPUT PRIORITY

Each PORTD pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the higher priority. Table 10-4 lists the PORTD pin functions from the highest to the lowest priority.

Analog input functions, such as ADC, comparator and SR Latch inputs, are not shown in the priority lists.

These inputs are active when the I/O pin is set for Analog mode using the ANSELx registers. Digital output functions may control the pin when it is in Analog mode with the priority shown below.

Pin Name	Function	TRIS Setting	ANSEL setting	Pin Type	Buffer Type	Description
RD0/SCK2/SCL2/AN20	RD0	0	1	0	DIG	LATD<0> data output; not affected by analog input.
		1	0	I	ST	PORTD<0> data input; disabled when analog input enabled.
	SCK2	0	1	0	DIG	MSSP2 SPI Clock output.
		1	0	I	ST	MSSP2 SPI Clock input.
	SCL2	0	1	0	DIG	MSSP2 I ² C [™] Clock output.
		1	0	Ι	l ² C	MSSP2 I ² C™ Clock input.
	AN20	1	1	I	AN	Analog input 20.
RD1/CCP4/SDI2/SDA2/	RD1	0	1	0	DIG	LATD<1> data output; not affected by analog input.
AN21		1	0	I	ST	PORTD<1> data input; disabled when analog input enabled.
	CCP4	0	1	0	DIG	Compare 4 output/PWM 4 output.
		1	0	I	ST	Capture 4 input.
	SDI2	1	0	I	ST	MSSP2 SPI data input.
	SDA2	0	0	0	DIG	MSSP2 I ² C™ data output.
		1	0	Ι	I2C	MSSP2 I ² C™ data input.
	AN21	1	1	I	AN	Analog input 21.
RD2/P2B/AN22	RD2	0	1	0	DIG	LATD<2> data output; not affected by analog input.
		1	0	I	ST	PORTD<2> data input; disabled when analog input enabled.
	P2B ⁽¹⁾	0	1	0	DIG	Enhanced CCP2 PWM output 2.
	AN22	1	1	I	AN	Analog input 22.
RD3/P2C/SS2/AN23	RD3	0	1	0	DIG	LATD<3> data output; not affected by analog input.
		1	0	Ι	ST	PORTD<3> data input; disabled when analog input enabled.
	P2C	0	1	0	DIG	Enhanced CCP2 PWM output 4.
	SS2	1	0	I	TTL	MSSP2 SPI slave select input.
	AN23	1	1	I	AN	Analog input 23.
RD4/P2D/SDO2/AN24	RD4	0	1	0	DIG	LATD<4> data output; not affected by analog input.
		1	0	I	ST	PORTD<4> data input; disabled when analog input enabled.
	P2D	0	1	0	DIG	Enhanced CCP2 PWM output 3.
	SDO2	0	1	0	DIG	MSSP2 SPI data output.
	AN24	1	1	Ι	AN	Analog input 24.
RD5/P1B/AN25	RD5	0	1	0	DIG	LATD<5> data output; not affected by analog input.
		1	0	I	ST	PORTD<5> data input; disabled when analog input enabled.
	P1B	0	1	0	DIG	Enhanced CCP1 PWM output 2.
	AN25			I	AN	Analog input 25.

TABLE 10-11: PORTD I/O SUMMARY

Legend: AN = Analog input or output; TTL = TTL compatible input; HV = High Voltage; OD = Open Drain; XTAL = Crystal; CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; l^2C^{TM} = Schmitt Trigger input with l^2C .

Note 1: Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

Pin Name	Function	TRIS Setting	ANSEL setting	Pin Type	Buffer Type	Description
RD6/P1C/TX2/CK2/	RD6	0	1	0	DIG	LATD<6> data output; not affected by analog input.
AN26		1	0	I	ST	PORTD<6> data input; disabled when analog input enabled.
	P1C	0	1	0	DIG	Enhanced CCP1 PWM output 3.
	TX2	0	1	0	DIG	EUSART 2 asynchronous transmit data output.
	CK2	0	1	0	DIG	EUSART 2 synchronous serial clock output.
		1	0	Ι	ST	EUSART 2 synchronous serial clock input.
	AN26	1	1		AN	Analog input 26.
RD7/P1D/RX2/DT2/	RD7	0	1	0	DIG	LATD<7> data output; not affected by analog input.
AN27		1	0	Ι	ST	PORTD<7> data input; disabled when analog input enabled.
	P1D	0	1	0	DIG	Enhanced CCP1 PWM output 4.
	RX2	1	0	I	ST	EUSART 2 asynchronous receive data in.
	DT2	0	1	0	DIG	EUSART 2 synchronous serial data output.
		1	0	Ι	ST	EUSART 2 synchronous serial data input.
	AN27	1	1	I	AN	Analog input 27.

TABLE 10-11: PORTD I/O SUMMARY

Legend: AN = Analog input or output; TTL = TTL compatible input; HV = High Voltage; OD = Open Drain; XTAL = Crystal; CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; l^2C^{TM} = Schmitt Trigger input with l^2C .

Note 1: Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELD ⁽¹⁾	ANSD7	ANSD6	ANSD5	ANSD4	ANSD3	ANSD2	ANSD1	ANSD0	153
BAUDCON2	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	_	WUE	ABDEN	274
CCP1CON	P1M<	:1:0>	DC1E	3<1:0>		CCP1N	l<3:0>		201
CCP2CON	P2M<	:1:0>	DC2E	3<1:0>		201			
CCP4CON	—	—	DC4E	3<1:0>	CCP4M<3:0>				201
LATD ⁽¹⁾	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	155
PORTD ⁽¹⁾	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	151
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
SLRCON ⁽¹⁾	—	—	—	– SLRE		SLRD SLRC SLRB		SLRA	156
SSP2CON1	WCOL	SSPOV	SSPEN	SSPEN CKP		SSPM<3:0>			256
TRISD ⁽¹⁾	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	154

TABLE 10-12: REGISTERS ASSOCIATED WITH PORTD

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for PORTD.

Note 1: Available on PIC18(L)F4XK22 devices.

TABLE 10-13: CONFIGURATION REGISTERS ASSOCIATED WITH PORTD

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CONFIG3H	MCLRE	_	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	354

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for PORTD.

10.6 PORTE Registers

Depending on the particular PIC18(L)F2X/4XK22 device selected, PORTE is implemented in two different ways.

10.6.1 PORTE ON 40/44-PIN DEVICES

For PIC18(L)F2X/4XK22 devices, PORTE is a 4-bit wide port. Three pins (RE0/P3A/CCP3/AN5, RE1/P3B/ AN6 and RE2/CCP5/AN7) are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers. When selected as an analog input, these pins will read as '0's.

The corresponding data direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., disable the output driver). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin).

TRISE controls the direction of the REx pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

The Data Latch register (LATE) is also memory mapped. Read-modify-write operations on the LATE register read and write the latched output value for PORTE.

Note:	On a	Power-on	Reset,	RE<2:0>	are
	configu	ured as anal	og input	S.	

The fourth pin of PORTE ($\overline{\text{MCLR}}/\text{VPP}/\text{RE3}$) is an input only pin. Its operation is controlled by the MCLRE Configuration bit. When selected as a port pin (MCLRE = 0), it functions as a digital input only pin; as such, it does not have TRIS or LAT bits associated with its operation. Otherwise, it functions as the device's Master Clear input. In either configuration, RE3 also functions as the programming voltage input during programming.

Note: On a Power-on Reset, RE3 is enabled as a digital input only if Master Clear functionality is disabled.

EXAMPLE 10-5: INITIALIZING PORTE

CLRF	PORTE	; Initialize PORTE by
		; clearing output
		; data latches
CLRF	LATE	; Alternate method
		; to clear output
		; data latches
CLRF	ANSELE	; Configure analog pins
		; for digital only
MOVLW	05h	; Value used to
		; initialize data
		; direction
MOVWF	TRISE	; Set RE<0> as input
		; RE<1> as output
		; RE<2> as input

10.6.2 PORTE ON 28-PIN DEVICES

For PIC18F2XK22 devices, PORTE is only available when Master Clear functionality is disabled (MCLR = 0). In these cases, PORTE is a single bit, input only port comprised of RE3 only. The pin operates as previously described.

10.6.3 RE3 WEAK PULL-UP

The port RE3 pin has an individually controlled weak internal pull-up. When set, the WPUE3 (TRISE<7>) bit enables the RE3 pin pull-up. The RBPU bit of the INTCON2 register controls pull-ups on both PORTB and PORTE. When $\overline{RBPU} = 0$, the weak pull-ups become active on all pins which have the WPUE3 or WPUBx bits set. When set, the RBPU bit disables all weak pull-ups. The pull-ups are disabled on a Poweron Reset. When the RE3 port pin is configured as MCLR. (CONFIG3H<7>, MCLRE=1 and CONFIG4L<2>, LVP=0), or configured for Low Voltage Programming, (MCLRE=x and LVP=1), the pull-up is always enabled and the WPUE3 bit has no effect.

10.6.4 PORTE OUTPUT PRIORITY

Each PORTE pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the higher priority. Table 10-4 lists the PORTE pin functions from the highest to the lowest priority.

Analog input functions, such as ADC, comparator and SR Latch inputs, are not shown in the priority lists.

These inputs are active when the I/O pin is set for Analog mode using the ANSELx registers. Digital output functions may control the pin when it is in Analog mode with the priority shown below.

TABLE 10-14: PORTE I/O SUMMARY

Pin	Function	TRIS Setting	ANSEL Setting	Pin Type	Buffer Type	Description
RE0/P3A/CCP3/AN5	RE0	0	1	0	DIG	LATE<0> data output; not affected by analog input.
		1	0	Ι	ST	PORTE<0> data input; disabled when analog input enabled.
	P3A ⁽¹⁾	0	1	0	DIG	Enhanced CCP3 PWM output.
	CCP3 ⁽¹⁾	0	1	0	DIG	Compare 3 output/PWM 3 output.
		1	0	I	ST	Capture 3 input.
	AN5	1	1	I	AN	Analog input 5.
RE1/P3B/AN6	RE1	0	1	0	DIG	LATE<1> data output; not affected by analog input.
		1	0	I	ST	PORTE<1> data input; disabled when analog input enabled.
	P3B	0	х	0	DIG	Enhanced CCP3 PWM output.
	AN6	1	1	I	AN	Analog input 6.
RE2/CCP5/AN7	RE2	0	1	0	DIG	LATE<2> data output; not affected by analog input.
		1	0	Ι	ST	PORTE<2> data input; disabled when analog input enabled.
	CCP5	0	1	0	DIG	Compare 5 output/PWM 5 output.
		1	0	Ι	ST	Capture 5 input.
	AN7	1	1	I	AN	Analog input 7.
RE3/VPP/MCLR	RE3	_	_	I	ST	PORTE<3> data input; enabled when Configuration bit MCLRE = 0.
	Vpp	_	—	Р	AN	Programming voltage input; always available
	MCLR	—	_	I	ST	Active-low Master Clear (device Reset) input; enabled when configuration bit MCLRE = 1.

Legend: AN = Analog input or output; TTL = TTL compatible input; HV = High Voltage; OD = Open Drain; XTAL = Crystal; CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I^2C^{TM} = Schmitt Trigger input with I^2C .

Note 1: Alternate pin assignment for P3A/CCP3 when Configuration bit CCP3MX is clear.

TABLE 10-15: REGISTERS ASSOCIATED WITH PORTE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
ANSELE ⁽¹⁾						ANSE2	ANSE1	ANSE0	154
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2		TMR0IP	_	RBIP	116
LATE ⁽¹⁾	_	_	_	_	_	LATE2	LATE1	LATE0	155
PORTE	_	_	_	_	RE3	RE2 ⁽¹⁾	RE1 ⁽¹⁾	RE0 ⁽¹⁾	152
SLRCON	_	—	—	SLRE ⁽¹⁾	SLRD ⁽¹⁾	SLRC	SLRB	SLRA	156
TRISE	WPUE3	—	—	—	—	TRISE2 ⁽¹⁾	TRISE1 ⁽¹⁾	TRISE0 ⁽¹⁾	154

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for PORTE.

Note 1: Available on PIC18(L)F4XK22 devices.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
CONFIG3H	MCLRE	_	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	354
CONFIG4L	DEBUG	XINST	_	_	_	LVP ⁽¹⁾	_	STRVEN	355

TABLE 10-16: CONFIGURATION REGISTERS ASSOCIATED WITH PORTE

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for Interrupts.

Note 1: Can only be changed when in high voltage programming mode.

10.7 Port Analog Control

Most port pins are multiplexed with analog functions such as the Analog-to-Digital Converter and comparators. When these I/O pins are to be used as analog inputs it is necessary to disable the digital input buffer to avoid excessive current caused by improper biasing of the digital input. Individual control of the digital input buffers on pins which share analog functions is provided by the ANSELA, ANSELB, ANSELC, ANSELD and ANSELE registers. Setting an ANSx bit high will disable the associated digital input buffer and cause all reads of that pin to return '0' while allowing analog functions of that pin to operate correctly.

The state of the ANSx bits has no affect on digital output functions. A pin with the associated TRISx bit clear and ANSx bit set will still operate as a digital output but the input mode will be analog. This can cause unexpected behavior when performing readmodify-write operations on the affected port.

All ANSEL register bits default to '1' upon POR and BOR, disabling digital inputs for their associated port pins. All TRIS register bits default to '1' upon POR or BOR, disabling digital outputs for their associated port pins. As a result, all port pins that have an ANSEL register will default to analog inputs upon POR or BOR.

10.8 Port Slew Rate Control

The output slew rate of each port is programmable to select either the standard transition rate or a reduced transition rate of approximately 0.1 times the standard to minimize EMI. The reduced transition time is the default slew rate for all ports.

Rx7 Rx6 Rx5 Rx4 Rx3 Rx2 Rx1 Rx0 bit 7 bit	R/W-u/x							
bit 7 bit	Rx7	Rx6	Rx5	Rx4	Rx3	Rx2	Rx1	Rx0
	bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
-n/n = Value at POR and BO	R/Value at all other Resets	

bit 7-0 Rx<7:0>: PORTx I/O bit values⁽²⁾

Note 1: Register Description for PORTA, PORTB, PORTC and PORTD.

2: Writes to PORTx are written to corresponding LATx register. Reads from PORTx register is return of I/O pin values.

	R/W-u	R/W-u/x	R/W-u/x	R/W-u/x	U-0	U-0	U-0	U-0
(2), (3)	RE0 ^{(2),}	RE1 ^{(2), (3)}	RE2 ^{(2), (3)}	RE3 ⁽¹⁾	_	_		_
bit (•				bit 7
								Legend:
		as '0'	nented bit, read	U = Unimpler	oit	W = Writable I	oit	R = Readable bi
			nown	x = Bit is unki	red	'0' = Bit is clea		'1' = Bit is set
					her Resets	R/Value at all of	POR and BOF	-n/n = Value at P
			nown	x = Bit is unkı			POR and BOF	

REGISTER 10-2: PORTE: PORTE REGISTER

bit 7-4 Unimplemented: Read as '0'

bit 3 **RE3:** PORTE Input bit value⁽¹⁾

bit 2-0 **RE<2:0>:** PORTE I/O bit values^{(2), (3)}

Note 1: Port is available as input only when MCLRE = 0.

- 2: Writes to PORTx are written to corresponding LATx register. Reads from PORTx register is return of I/O pin values.
- 3: Available on PIC18(L)F4XK22 devices.

REGISTER 10-3: ANSELA – PORTA ANALOG SELECT REGISTER

U-0	U-0	R/W-1	U-0	R/W-1	R/W-1	R/W-1	R/W-1
—	—	ANSA5	—	ANSA3	ANSA2	ANSA1	ANSA0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	Unimplemented: Read as '0'
bit 5	ANSA5: RA5 Analog Select bit
	 1 = Digital input buffer disabled 0 = Digital input buffer enabled
bit 4	Unimplemented: Read as '0'
bit 3-0	ANSA<3:0>: RA<3:0> Analog Select bit
	1 = Digital input buffer disabled

0 = Digital input buffer enabled

	• /•=				•••••		
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0
bit 7							bit 0

REGISTER 10-4: ANSELB – PORTB ANALOG SELECT REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

bit 5-0 ANSB<5:0>: RB<5:0> Analog Select bit

1 = Digital input buffer disabled

0 = Digital input buffer enabled

REGISTER 10-5: ANSELC – PORTC ANALOG SELECT REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	U-0	U-0
ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-2 ANSC<7:2>: RC<7:2> Analog Select bit

- 1 = Digital input buffer disabled
- 0 = Digital input buffer enabled

bit 1-0 Unimplemented: Read as '0'

REGISTER 10-6: ANSELD – PORTD ANALOG SELECT REGISTER

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ANSD7 | ANSD6 | ANSD5 | ANSD4 | ANSD3 | ANSD2 | ANSD1 | ANSD0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 ANSD<7:0>: RD<7:0> Analog Select bit

1 = Digital input buffer disabled

0 = Digital input buffer enabled

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1
	_	—	_	_	ANSE2 ⁽¹⁾	ANSE1 ⁽¹⁾	ANSE0 ⁽¹⁾
bit 7		-	•	•		•	bit 0
Legend:							
R = Readable	R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'			
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown

REGISTER 10-7: ANSELE – PORTE ANALOG SELECT REGISTER

bit 7-3 Unimplemented: Read as '0'

bit 2-0	ANSE<2:0>: RE<2:0> Analog Select bit ⁽¹⁾
	1 = Digital input buffer disabled
	0 = Digital input buffer enabled

Note 1: Available on PIC18(L)F4XK22 devices only.

REGISTER 10-8: TRISX: PORTX TRI-STATE REGISTER⁽¹⁾

| R/W-1 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| TRISx7 | TRISx6 | TRISx5 | TRISx4 | TRISx3 | TRISx2 | TRISx1 | TRISx0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 TRISx<7:0>: PORTx Tri-State Control bit

1 = PORTx pin configured as an input (tri-stated)

0 = PORTx pin configured as an output

Note 1: Register description for TRISA, TRISB, TRISC and TRISD.

REGISTER 10-9: TRISE: PORTE TRI-STATE REGISTER

R/W-1	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1
WPUE3	—	—	—	—	TRISE2 ⁽¹⁾	TRISE1 ⁽¹⁾	TRISE0 ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	WPUE3: Weak Pull-up Register bits 1 = Pull-up enabled on PORT pin 1 = Pull-up disabled on PORT pin
bit 6-3	Unimplemented: Read as '0'
bit 2-0	TRISE<7:0>: PORTE Tri-State Control bit ⁽¹⁾
	1 = PORTE pin configured as an input (tri-stated)0 = PORTE pin configured as an output

Note 1: Available on PIC18(L)F4XK22 devices only.

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| LATx7 | LATx6 | LATx5 | LATx4 | LATx3 | LATx2 | LATx1 | LATx0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

REGISTER 10-10: LATX: PORTX OUTPUT LATCH REGISTER⁽¹⁾

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 LATx<7:0>: PORTx Output Latch bit value⁽²⁾

Note 1: Register Description for LATA, LATB, LATC and LATD.

2: Writes to PORTA are written to corresponding LATA register. Reads from PORTA register is return of I/O pin values.

REGISTER 10-11: LATE: PORTE OUTPUT LATCH REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u
—	—	—	—	—	LATE2	LATE1	LATE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-3 Unimplemented: Read as '0'

bit 2-0 LATE<2:0>: PORTE Output Latch bit value⁽²⁾

Note 1: Available on PIC18(L)F4XK22 devices only.

2: Writes to PORTA are written to corresponding LATA register. Reads from PORTA register is return of I/O pin values.

REGISTER 10-12: WPUB: WEAK PULL-UP PORTB REGISTER

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WPUB7 | WPUB6 | WPUB5 | WPUB4 | WPUB3 | WPUB2 | WPUB1 | WPUB0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0

WPUB<7:0>: Weak Pull-up Register bits

1 = Pull-up enabled on PORT pin

 $\ensuremath{ \ \ 1}$ = Pull-up disabled on PORT pin

R/W-1	R/W-1	R/W-1	R/W-1	U-0	U-0	U-0	U-0
IOCB7	IOCB6	IOCB5	IOCB4	—	—	—	—
bit 7							bit 0
Legend:							

REGISTER 10-13: IOCB: INTERRUPT-ON-CHANGE PORTB CONTROL REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-4 **IOCB<7:4>:** Interrupt-on-Change PORTB control bits

1 =Interrupt-on-change enabled⁽¹⁾

0 = Interrupt-on-change disabled

Note 1: Interrupt-on-change requires that the RBIE bit (INTCON<3>) is set.

REGISTER 10-14: SLRCON: SLEW RATE CONTROL REGISTER

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	SLRE ⁽¹⁾	SLRD ⁽¹⁾	SLRC	SLRB	SLRA
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5	Unimplemented: Read as '0'	
bit 4	SLRE: PORTE Slew Rate Control bit ⁽¹⁾	
	1 = All outputs on PORTE slew at a limited rate	
	0 = All outputs on PORTE slew at the standard rate	
bit 3	SLRD: PORTD Slew Rate Control bit ⁽¹⁾	
	1 = All outputs on PORTD slew at a limited rate	
	0 = All outputs on PORTD slew at the standard rate	
bit 2	SLRC: PORTC Slew Rate Control bit	
	1 = All outputs on PORTC slew at a limited rate	
	0 = All outputs on PORTC slew at the standard rate	
bit 1	SLRB: PORTB Slew Rate Control bit	
	1 = All outputs on PORTB slew at a limited rate	
	0 = All outputs on PORTB slew at the standard rate	
bit 0	SLRA: PORTA Slew Rate Control bit	
	1 = All outputs on PORTA slew at a limited rate ⁽²⁾	
	0 = All outputs on PORTA slew at the standard rate	
Nata di	These hits are evailable on DIC10/L)E1XI/22 devises	

Note 1: These bits are available on PIC18(L)F4XK22 devices.

2: The slew rate of RA6 defaults to standard rate when the pin is used as CLKOUT.

11.0 TIMER0 MODULE

The Timer0 module incorporates the following features:

- Software selectable operation as a timer or counter in both 8-bit or 16-bit modes
- · Readable and writable registers
- Dedicated 8-bit, software programmable
 prescaler
- Selectable clock source (internal or external)
- Edge select for external clock
- Interrupt-on-overflow

The T0CON register (Register 11-1) controls all aspects of the module's operation, including the prescale selection. It is both readable and writable.

A simplified block diagram of the Timer0 module in 8-bit mode is shown in Figure 11-1. Figure 11-2 shows a simplified block diagram of the Timer0 module in 16-bit mode.

REGISTER 11-1: T0CON: TIMER0 CONTROL REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
TMR0ON	T08BIT	TOCS	TOSE	PSA		TOPS<2:0>	
bit 7							bit 0

Legend:							
R = Readable bit		W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
bit 7	TMR0O	1: Timer0 On/Off Control bit					
	1 = Enat 0 = Stop	oles Timer0 s Timer0					
bit 6	T08BIT:	Timer0 8-bit/16-bit Control b	it				
		r0 is configured as an 8-bit t r0 is configured as a 16-bit t					
bit 5	TOCS: T	mer0 Clock Source Select b	it				
		sition on T0CKI pin nal instruction cycle clock (C	LKOUT)				
bit 4	TOSE: Ti	mer0 Source Edge Select bi	t				
		ement on high-to-low transition ement on low-to-high transition	1				
bit 3	PSA: Tin	PSA: Timer0 Prescaler Assignment bit					
			ed. Timer0 clock input bypasse ner0 clock input comes from p	•			
bit 2-0	T0PS<2	:0>: Timer0 Prescaler Select	bits				
	110 = 1: 101 = 1: 100 = 1: 011 = 1: 010 = 1:	256 prescale value 128 prescale value 64 prescale value 32 prescale value 16 prescale value 8 prescale value 4 prescale value					

11.1 Timer0 Operation

Timer0 can operate as either a timer or a counter; the mode is selected with the TOCS bit of the TOCON register. In Timer mode (TOCS = 0), the module increments on every clock by default unless a different prescaler value is selected (see Section 11.3 "Prescaler"). Timer0 incrementing is inhibited for two instruction cycles following a TMR0 register write. The user can work around this by adjusting the value written to the TMR0 register to compensate for the anticipated missing increments.

The Counter mode is selected by setting the T0CS bit (= 1). In this mode, Timer0 increments either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE of the T0CON register; clearing this bit selects the rising edge. Restrictions on the external clock input are discussed below.


An external clock source can be used to drive Timer0; however, it must meet certain requirements (see Table 27-11) to ensure that the external clock can be synchronized with the internal phase clock (Tosc). There is a delay between synchronization and the onset of incrementing the timer/counter.

11.2 Timer0 Reads and Writes in 16-Bit Mode

TMR0H is not the actual high byte of Timer0 in 16-bit mode; it is actually a buffered version of the real high byte of Timer0 which is neither directly readable nor writable (refer to Figure 11-2). TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without the need to verify that the read of the high and low byte were valid. Invalid reads could otherwise occur due to a rollover between successive reads of the high and low byte.


Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. Writing to TMR0H does not directly affect Timer0. Instead, the high byte of Timer0 is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

FIGURE 11-1: TIMER0 BLOCK DIAGRAM (8-BIT MODE)



Note: Upon Reset, Timer0 is enabled in 8-bit mode with clock input from T0CKI max. prescale.





11.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not directly readable or writable; its value is set by the PSA and T0PS<2:0> bits of the T0CON register which determine the prescaler assignment and prescale ratio.

Clearing the PSA bit assigns the prescaler to the Timer0 module. When the prescaler is assigned, prescale values from 1:2 through 1:256 in integer power-of-2 increments are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, etc.) clear the prescaler count.

Note:	Writing to TMR0 when the prescaler is
	assigned to Timer0 will clear the prescaler
	count but will not change the prescaler
	assignment.

11.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control and can be changed "on-the-fly" during program execution.

11.4 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or from FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF flag bit. The interrupt can be masked by clearing the TMR0IE bit of the INTCON register. Before re-enabling the interrupt, the TMR0IF bit must be cleared by software in the Interrupt Service Routine.

Since Timer0 is shut down in Sleep mode, the TMR0 interrupt cannot awaken the processor from Sleep.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	—	TMR0IP	—	RBIP	116
T0CON	TMR0ON	TMR0ON T08BIT T0CS T0SE PSA T0PS<2:0>				157			
TMR0H		Timer0 Register, High Byte				—			
TMR0L	Timer0 Register, Low Byte				—				
TRISA	TRISA7 TRISA6 TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0						154		

TABLE 11-1:	REGISTERS ASSOCIATED WITH TIMER0
-------------	---

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used by Timer0.

PIC18(L)F2X/4XK22

NOTES:

12.0 TIMER1/3/5 MODULE WITH GATE CONTROL

The Timer1/3/5 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMRxH:TMRxL)
- Programmable internal or external clock source
- · 2-bit prescaler
- · Dedicated Secondary 32 kHz oscillator circuit
- · Optionally synchronized comparator out
- Multiple Timer1/3/5 gate (count enable) sources
- · Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- 16-Bit Read/Write Operation
- Time base for the Capture/Compare function
- TxGSS<1.0> TxGSPM TxG 🗙 00 Timer2/4/6 Match 01 TxG IN Data Bus PR2/4/6 TxGVAL C Comparator 1 SYNCC1OUT⁽⁷⁾ Single Pulse RD 10 XGCON Q1 EN Acq. Control Q D Comparator 2 SYNCC2OUT⁽⁷⁾ 11 Interrupt TxGGO/DONE Set C CK **TMRxON** TMRxGIF det <u>d</u>et R TXGTM TxGPOL TMRxGE Set flag bit TMRxON TMRxIF on To Comparator Module Overflow TMRx^{(2),(4)} ΕN Synchronized clock input TxCLK TMRxH TMRxL Г Secondary TMRxCS<1:0> TXSYNC SOSCOUT Oscillator Module Reserved See Figure 2-4 11 Synchronize(3),(7) Prescaler 1, 2, 4, 8 det TxCLK EXT SRC 10 (5),(6) (1) ₹2 тхскі 🖂 TxCKPS<1:0> Fosc 01 Internal Clock Fosc/2 TxSOSCEN Sleep input Internal Fosc/4 Clock 00 Internal Clock Note 1: ST Buffer is high speed type when using TxCKI. 2: Timer1/3/5 register increments on rising edge. Synchronize does not operate while in Sleep. 3: See Figure 12-2 for 16-Bit Read/Write Mode Block Diagram. 4: T1CKI is not available when the secondary oscillator is enabled. (SOSCGO = 1 or TXSOSCEN = 1) 5: 6: T3CKI is not available when the secondary oscillator is enabled, unless T3CMX = 1.

FIGURE 12-1: TIMER1/3/5 BLOCK DIAGRAM

- Special Event Trigger (with CCP/ECCP)
- Selectable Gate Source Polarity
- Gate Toggle Mode
- Gate Single-pulse Mode
- Gate Value Status
- Gate Event Interrupt

Figure 12-1 is a block diagram of the Timer1/3/5 module.

© 2010 Microchip Technology Inc.

7:

Synchronized comparator output should not be used in conjunction with synchronized TxCKI.

12.1 Timer1/3/5 Operation

The Timer1/3/5 module is a 16-bit incrementing counter which is accessed through the TMRxH:TMRxL register pair. Writes to TMRxH or TMRxL directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1/3/5 is enabled by configuring the TMRxON and TMRxGE bits in the TxCON and TxGCON registers, respectively. Table 12-1 displays the Timer1/3/5 enable selections.

TABLE 12-1:TIMER1/3/5 ENABLESELECTIONS

TMRxON	TMRxGE	Timer1/3/5 Operation
0	0	Off
0	1	Off
1	0	Always On
1	1	Count Enabled

12.2 Clock Source Selection

The TMRxCS<1:0> and TxSOSCEN bits of the TxCON register are used to select the clock source for Timer1/3/5. The dedicated Secondary Oscillator circuit can be used as the clock source for Timer1, Timer3 and Timer5, simultaneously. Any of the TxSOSCEN bits will enable the Secondary Oscillator circuit and select it as the clock source for that particular timer. Table 12-2 displays the clock source selections.

12.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected the TMRxH:TMRxL register pair will increment on multiples of Fosc as determined by the Timer1/3/5 prescaler.

When the Fosc internal clock source is selected, the Timer1/3/5 register value will increment by four counts every instruction clock cycle. Due to this condition, a 2 LSB error in resolution will occur when reading the Timer1/3/5 value. To utilize the full resolution of Timer1/3/5, an asynchronous input signal must be used to gate the Timer1/3/5 clock input.

The following asynchronous sources may be used:

- Asynchronous event on the TxG pin to Timer1/3/5 Gate
- C1 or C2 comparator input to Timer1/3/5 Gate

12.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1/3/5 module may work as a timer or a counter.

When enabled to count, Timer1/3/5 is incremented on the rising edge of the external clock input of the TxCKI pin. This external clock source can be synchronized to the microcontroller system clock or it can run asynchronously.

When used as a timer with a clock oscillator, an external 32.768 kHz crystal can be used in conjunction with the dedicated secondary internal oscillator circuit.

Note:	In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:
	 Timer1/3/5 enabled after POR

- Write to TMRxH or TMRxL
- Timer1/3/5 is disabled
- Timer1/3/5 is disabled (TMRxON = 0) when TxCKI is high then Timer1/3/5 is enabled (TMRxON=1) when TxCKI is low.

TABLE 12-2: CLOCK SOURCE SELECTIONS

TMRxCS1	TMRxCS0	TxSOSCEN	Clock Source
0	1	Х	System Clock (Fosc)
0	0	х	Instruction Clock (Fosc/4)
1	0	0	External Clocking on TxCKI Pin
1	0	1	Osc.Circuit On SOSCI/SOSCO Pins

12.3 Timer1/3/5 Prescaler

Timer1/3/5 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The TxCKPS bits of the TxCON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMRxH or TMRxL.

12.4 Secondary Oscillator

A dedicated secondary low-power 32.768 kHz oscillator circuit is built-in between pins SOSCI (input) and SOSCO (amplifier output). This internal circuit is to be used in conjunction with an external 32.768 kHz crystal.

The oscillator circuit is enabled by setting the TxSOSCEN bit of the TxCON register, the SOSCGO bit of the OSCCON2 register or by selecting the secondary oscillator as the system clock by setting SCS<1:0> = 01 in the OSCCON register. The oscillator will continue to run during Sleep.

Note: The oscillator requires a start-up and stabilization time before use. Thus, TxSOSCEN should be set and a suitable delay observed prior to enabling Timer1/3/5.

12.5 Timer1/3/5 Operation in Asynchronous Counter Mode

If control bit TxSYNC of the TxCON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If external clock source is selected then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 12.5.1 "Reading and Writing Timer1/3/5 in Asynchronous Counter Mode").

Note:	When switching from synchronous to
	asynchronous operation, it is possible to
	skip an increment. When switching from
	asynchronous to synchronous operation,
	it is possible to produce an additional
	increment.

12.5.1 READING AND WRITING TIMER1/3/5 IN ASYNCHRONOUS COUNTER MODE

Reading TMRxH or TMRxL while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads. For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMRxH:TMRxL register pair.

12.6 Timer1/3/5 16-Bit Read/Write Mode

Timer1/3/5 can be configured to read and write all 16 bits of data, to and from, the 8-bit TMRxL and TMRxH registers, simultaneously. The 16-bit read and write operations are enabled by setting the RD16 bit of the TxCON register.

To accomplish this function, the TMRxH register value is mapped to a buffer register called the TMRxH buffer register. While in 16-Bit mode, the TMRxH register is not directly readable or writable and all read and write operations take place through the use of this TMRxH buffer register.

When a read from the TMRxL register is requested, the value of the TMRxH register is simultaneously loaded into the TMRxH buffer register. When a read from the TMRxH register is requested, the value is provided from the TMRxH buffer register instead. This provides the user with the ability to accurately read all 16 bits of the Timer1/3/5 value from a single instance in time.

In contrast, when not in 16-Bit mode, the user must read each register separately and determine if the values have become invalid due to a rollover that may have occurred between the read operations.

When a write request of the TMRxL register is requested, the TMRxH buffer register is simultaneously updated with the contents of the TMRxH register. The value of TMRxH must be preloaded into the TMRxH buffer register prior to the write request for the TMRxL register. This provides the user with the ability to write all 16 bits to the TMRxL:TMRxH register pair at the same time.


Any requests to write to the TMRxH directly does not clear the Timer1/3/5 prescaler value. The prescaler value is only cleared through write requests to the TMRxL register.

PIC18(L)F2X/4XK22

FIGURE 12-2:

TIMER1/3/5 16-BIT READ/WRITE MODE

BLOCK DIAGRAM



12.7 Timer1/3/5 Gate

Timer1/3/5 can be configured to count freely or the count can be enabled and disabled using Timer1/3/5 Gate circuitry. This is also referred to as Timer1/3/5 Gate Enable.

Timer1/3/5 Gate can also be driven by multiple selectable sources.

12.7.1 TIMER1/3/5 GATE ENABLE

The Timer1/3/5 Gate Enable mode is enabled by setting the TMRxGE bit of the TxGCON register. The polarity of the Timer1/3/5 Gate Enable mode is configured using the TxGPOL bit of the TxGCON register.

When Timer1/3/5 Gate Enable mode is enabled, Timer1/3/5 will increment on the rising edge of the Timer1/3/5 clock source. When Timer1/3/5 Gate Enable mode is disabled, no incrementing will occur and Timer1/3/5 will hold the current count. See Figure 12-4 for timing details.

TABLE 12-3:TIMER1/3/5 GATE ENABLE
SELECTIONS

TxCLK	TxGPOL	TxG	Timer1/3/5 Operation
\uparrow	0	0	Counts
\uparrow	0	1	Holds Count
1	1	0	Holds Count
1	1	1	Counts

12.7.2 TIMER1/3/5 GATE SOURCE SELECTION

The Timer1/3/5 Gate source can be selected from one of four different sources. Source selection is controlled by the TxGSS bits of the TxGCON register. The polarity for each available source is also selectable. Polarity selection is controlled by the TxGPOL bit of the TxGCON register.

TABLE 12-4 :	TIMER1/3/5 GATE SOURCES
IADLE 12-4.	

TxGSS	Timer1/3/5 Gate Source
00	Timer1/3/5 Gate Pin
01	Timer2/4/6 Match to PR2/4/6 (TMR2/4/6 increments to match PR2/4/6)
10	Comparator 1 Output SYNCC1OUT (optionally Timer1/3/5 synchronized out- put)
11	Comparator 2 Output SYNCC2OUT (optionally Timer1/3/5 synchronized out- put)

The Gate resource, Timer2 Match to PR2, changes between Timer2, Timer4 and Timer6 depending on which of the three 16-bit Timers, Timer1, Timer3 or Timer5, is selected. See Table 12-5 to determine which Timer2/4/6 Match to PR2/4/6 combination is available for the 16-bit timer being used.

TABLE 12-5: GATE RESOURCES FOR TIMER2/4/6 MATCH TO PR2/4/6

Timer1/3/5 Resource	Timer1/3/5 Gate Match Selection
Timer1	TMR2 Match to PR2
Timer3	TMR4 Match to PR4
Timer5	TMR6 Match to PR6

12.7.2.1 TxG Pin Gate Operation

The TxG pin is one source for Timer1/3/5 Gate Control. It can be used to supply an external source to the Timer1/3/5 Gate circuitry.

12.7.2.2 Timer2/4/6 Match Gate Operation

The TMR2/4/6 register will increment until it matches the value in the PR2/4/6 register. On the very next increment cycle, TMR2/4/6 will be reset to 00h. When this Reset occurs, a low-to-high pulse will automatically be generated and internally supplied to the Timer1/3/5 Gate circuitry. See **Section 12.7.2 "Timer1/3/5 Gate Source Selection"** for more information.

12.7.2.3 Comparator C1 Gate Operation

The output resulting from a Comparator 1 operation can be selected as a source for Timer1/3/5 Gate Control. The Comparator 1 output (SYNCC1OUT) can be synchronized to the Timer1/3/5 clock or left asynchronous. For more information see **Section 18.8.4 "Synchronizing Comparator Output to Timer1"**.

12.7.2.4 Comparator C2 Gate Operation

The output resulting from a Comparator 2 operation can be selected as a source for Timer1/3/5 Gate Control. The Comparator 2 output (SYNCC2OUT) can be synchronized to the Timer1/3/5 clock or left asynchronous. For more information see **Section 18.8.4 "Synchronizing Comparator Output to Timer1"**.

12.7.3 TIMER1/3/5 GATE TOGGLE MODE

When Timer1/3/5 Gate Toggle mode is enabled, it is possible to measure the full-cycle length of a Timer1/3/5 gate signal, as opposed to the duration of a single level pulse.

The Timer1/3/5 Gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. See Figure 12-5 for timing details.

Timer1/3/5 Gate Toggle mode is enabled by setting the TxGTM bit of the TxGCON register. When the TxGTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.

Note:	Enabling Toggle mode at the same time as
	changing the gate polarity may result in
	indeterminate operation.

12.7.4 TIMER1/3/5 GATE SINGLE-PULSE MODE

When Timer1/3/5 Gate Single-Pulse mode is enabled, it is possible to capture a single-pulse gate event. Timer1/3/5 Gate Single-Pulse mode is first enabled by setting the TxGSPM bit in the TxGCON register. Next, the TxGGO/DONE bit in the TxGCON register must be set. The Timer1/3/5 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the TxGGO/DONE bit will automatically be cleared. No other gate events will be allowed to increment Timer1/3/5 until the TxGGO/DONE bit is once again set in software.

Clearing the TxGSPM <u>bit of the TxGCON</u> register will also clear the TxGGO/DONE bit. See Figure 12-6 for timing details.

Enabling the Toggle mode and the Single-Pulse mode simultaneously will permit both sections to work together. This allows the cycle times on the Timer1/3/5 Gate source to be measured. See Figure 12-7 for timing details.

12.7.5 TIMER1/3/5 GATE VALUE STATUS

When Timer1/3/5 Gate Value Status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the TxGVAL bit in the TxGCON register. The TxGVAL bit is valid even when the Timer1/3/5 Gate is not enabled (TMRxGE bit is cleared).

12.7.6 TIMER1/3/5 GATE EVENT INTERRUPT

When Timer1/3/5 Gate Event Interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of TxGVAL occurs, the TMRxGIF flag bit in the PIR3 register will be set. If the TMRxGIE bit in the PIE3 register is set, then an interrupt will be recognized.

The TMRxGIF flag bit operates even when the Timer1/3/5 Gate is not enabled (TMRxGE bit is cleared).

For more information on selecting high or low priority status for the Timer1/3/5 Gate Event Interrupt see **Section 9.0 "Interrupts"**.

12.8 Timer1/3/5 Interrupt

The Timer1/3/5 register pair (TMRxH:TMRxL) increments to FFFFh and rolls over to 0000h. When Timer1/3/5 rolls over, the Timer1/3/5 interrupt flag bit of the PIR1/2/5 register is set. To enable the interrupt on rollover, you must set these bits:

- TMRxON bit of the TxCON register
- TMRxIE bits of the PIE1, PIE2 or PIE5 registers
- PEIE/GIEL bit of the INTCON register
- GIE/GIEH bit of the INTCON register

The interrupt is cleared by clearing the TMRxIF bit in the Interrupt Service Routine.

For more information on selecting high or low priority status for the Timer1/3/5 Overflow Interrupt, see **Section 9.0 "Interrupts"**.

Note:	The TMRxH:TMRxL register pair and the
	TMRxIF bit should be cleared before
	enabling interrupts.

12.9 Timer1/3/5 Operation During Sleep

Timer1/3/5 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- TMRxON bit of the TxCON register must be set
- TMRxIE bit of the PIE1/2/5 register must be set
- PEIE/GIEL bit of the INTCON register must be set
- TxSYNC bit of the TxCON register must be set
- TMRxCS bits of the TxCON register must be configured
- TxSOSCEN bit of the TxCON register must be configured

The device will wake-up on an overflow and execute the next instruction. If the GIE/GIEH bit of the INTCON register is set, the device will call the Interrupt Service Routine.

The secondary oscillator will continue to operate in Sleep regardless of the $\overline{\text{TxSYNC}}$ bit setting.

12.10 ECCP/CCP Capture/Compare Time Base

The CCP modules use the TMRxH:TMRxL register pair as the time base when operating in Capture or Compare mode.

In Capture mode, the value in the TMRxH:TMRxL register pair is copied into the CCPRxH:CCPRxL register pair on a configured event.

In Compare mode, an event is triggered when the value CCPRxH:CCPRxL register pair matches the value in the TMRxH:TMRxL register pair. This event can be a Special Event Trigger.

For more information, see Section 14.0 "Capture/Compare/PWM Modules".

12.11 ECCP/CCP Special Event Trigger

When any of the CCP's are configured to trigger a special event, the trigger will clear the TMRxH:TMRxL register pair. This special event does not cause a Timer1/3/5 interrupt. The CCP module may still be configured to generate a CCP interrupt.


In this mode of operation, the CCPRxH:CCPRxL register pair becomes the period register for Timer1/3/5.

Timer1/3/5 should be synchronized and FOSC/4 should be selected as the clock source in order to utilize the Special Event Trigger. Asynchronous operation of Timer1/3/5 can cause a Special Event Trigger to be missed.

In the event that a write to TMRxH or TMRxL coincides with a Special Event Trigger from the CCP, the write will take precedence.


For more information, see **Section 17.2.8** "Special **Event Trigger**".

PIC18(L)F2X/4XK22




2: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge of the clock.

FIGURE 12-4: TIMER1/3/5 GATE ENABLE MODE



PIC18(L)F2X/4XK22



TMRxGE					
]				
TxGT <u>M</u>]				
TxTxG_IN					
TxCKI		, na ta	<u>n n n n</u>		
TxGVAL					
TIMER1/3/5	Ν	N+1/N+2/N+3	N + 4	<u>N+5</u> <u>N+6</u> <u>N</u>	+ 7 N + 8

FIGURE 12-6: TIMER1/3/5 GATE SINGLE-PULSE MODE




FIGURE 12-7:	TIMER1/3/5 GATE SING	LE-PULSE AND TOGGLE COMBINED MODE
TMRxGE		
TxGPOL		
TxGSPM		
TxGTM		
TxGG <u>O/</u> DONE	← Set by software Counting enabled o	Cleared by hardware on falling edge of TxGVAL
TxG_IN	rising edge of TxG	
ТхСКІ		
TxGVAL		
TIMER1/3/5	Ν	<u>N + 1</u> <u>N + 2</u> <u>N + 3</u> <u>N + 4</u>
TMRxGIF	 Cleared by software 	Set by hardware on Cleared by falling edge of TxGVAL

12.12 Peripheral Module Disable

When a peripheral module is not used or inactive, the module can be disabled by setting the Module Disable bit in the PMD registers. This will reduce power consumption to an absolute minimum. Setting the PMD bits holds the module in Reset and disconnects the module's clock source. The Module Disable bits for Timer1 (TMR1MD), Timer3 (TMR3MD) and Timer5 (TMR5MD) are in the PMD0 Register. See Section 3.0 "Power-Managed Modes" for more information.

12.13 Timer1/3/5 Control Register

The Timer1/3/5 Control register (TxCON), shown in Register 12-1, is used to control Timer1/3/5 and select the various features of the Timer1/3/5 module.

REGISTER 12-1: TXCON: TIMER1/3/5 CONTROL REGISTER

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/0	R/W-0/u
TMRx0	CS<1:0>	TxCKP	S<1:0>	TxSOSCEN	TxSYNC	TxRD16	TMRxON
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	ented bit. read	d as '0'	
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value at			other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7-6	11 = Reserve 10 = Timer1/3 <u>If TxSOS</u> External <u>If TxSOS</u> Crystal 0 01 = Timer1/3	D>: Timer1/3/5 ed. Do not use. 3/5 clock source <u>SCEN = 0</u> : I clock from Tx0 <u>SCEN = 1</u> : oscillator on SC 3/5 clock source	e is pin or osc CKI pin (on the OSCI/SOSCO e is system clo	illator: e rising edge) pins pock (Fosc)			
				clock (Fosc/4)			
bit 5-4	11 = 1:8 Pres 10 = 1:4 Pres 01 = 1:2 Pres 00 = 1:1 Pres	scale value scale value scale value		escale Select bit	5		
bit 3	TxSOSCEN:	Secondary Os	cillator Enable	Control bit			
		ed Secondary o ed Secondary o					
bit 2	$\frac{\text{TMRxCS}<1:0> = 1X}{1 = \text{ Do not synchronize external clock input}}$ $0 = \text{ Synchronize external clock input with system clock (Fosc)}$ $\frac{\text{TMRxCS}<1:0> = 0X}{\text{This bit is ignored. Timer1/3/5 uses the internal clock when TMRxCS<1:0> = 1X.}$						
bit 1							
bit 0	TMRxON: Tin 1 = Enables 0 = Stops Tir	mer1/3/5 On bit Timer1/3/5			•		

12.14 Timer1/3/5 Gate Control Register

The Timer1/3/5 Gate Control register (TxGCON), shown in Register 12-2, is used to control Timer1/3/5 Gate.

REGISTER 12-2: TXGCON: TIMER1/3/5 GATE CONTROL REGISTER

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W/HC-0/u	R-x/x	R/W-0/u	R/W-0/u
TMRxGE	TxGPOL	TxGTM	TxGSPM	TxGGO/DONE	TxGVAL	TxGSS	6<1:0>
bit 7							bit (
Logondy							
Legend: R = Readable	bit	W = Writable	hit	U = Unimplemen	ted hit read a	ae 'Ω'	
u = Bit is unch		x = Bit is unkr		-n/n = Value at P	,		her Resets
'1' = Bit is set	langoa	'0' = Bit is clea		HC = Bit is cleare			
						-	
bit 7	If TMRxON = This bit is ign If TMRxON = 1 = Timer1/3	ored <u>1</u> : //5 counting is c	controlled by th	ne Timer1/3/5 gate r1/3/5 gate functior			
bit 6	1 = Timer1/3		e-high (Timer1	/3/5 counts when g 3/5 counts when g			
bit 5	1 = Timer1/3 0 = Timer1/3	er1/3/5 Gate To 3/5 Gate Toggle 3/5 Gate Toggle ate flip-flop togg	mode is enab	led bled and toggle flip-	-flop is cleare	d	
bit 4	TxGSPM: Tir 1 = Timer1/3	mer1/3/5 Gate 3 3/5 gate Single-	Single-Pulse M Pulse mode is	Node bit enabled and is co	ntrolling Time	r1/3/5 gate	
bit 3	 0 = Timer1/3/5 gate Single-Pulse mode is disabled TxGGO/DONE: Timer1/3/5 Gate Single-Pulse Acquisition Status bit 1 = Timer1/3/5 gate single-pulse acquisition is ready, waiting for an edge 0 = Timer1/3/5 gate single-pulse acquisition has completed or has not been started This bit is automatically cleared when TxGSPM is cleared. 						
bit 2	TxGVAL: Timer1/3/5 Gate Current State bit Indicates the current state of the Timer1/3/5 gate that could be provided to TMRxH:TMRxL. Unaffected by Timer1/3/5 Gate Enable (TMRxGE).						xL.
bit 1-0	00 = Timer1/ 01 = Timer2/ 10 = Compar	4/6 Match PR2 rator 1 optional	/4/6 output (Se ly synchronize	lect bits ee Table 12-6 for p d output (SYNCC1 d output (SYNCC2	OUT)	atch selection)

PIC18(L)F2X/4XK22

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
ANSELB	_	—	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	153
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	—	_	153
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
IPR1	—	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	127
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	128
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	CTMUIP	TMR5GIP	TMR3GIP	TMR1GIP	129
IPR5	—	—	—	_	—	TMR6IP	TMR5IP	TMR4IP	130
PIE1	—	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	123
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	124
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE	125
PIE5	—	—	—	_	—	TMR6IE	TMR5IE	TMR4IE	126
PIR1	—	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	118
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	119
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF	120
PIR5	_	_	—	_	—	TMR6IF	TMR5IF	TMR4IF	122
PMD0	UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	56
T1CON	TMR1C	S<1:0>	T1CK	PS<1:0>	T1SOSCEN	T1SYNC	T1RD16	TMR10N	170
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL	T1GSS	S<1:0>	171
T3CON	TMR3C	S<1:0>	T3CK	PS<1:0>	T3SOSCEN	T3SYNC	T3RD16	TMR3ON	170
T3GCON	TMR3GE	T3GPOL	T3GTM	T3GSPM	T3GGO/DONE	T3GVAL	Т3С	SSS	171
T5CON	TMR5C	S<1:0>	T5CK	PS<1:0>	T5SOSCEN	T5SYNC	T5RD16	TMR5ON	170
T5GCON	TMR5GE	T5GPOL	T5GTM	T5GSPM	T5GGO/DONE	T5GVAL	T50	SSS	171
TMRxH				Timer1/3/5	Register, High Byt	е			_
TMRxL				Timer1/3/5	Register, Low Byte	е			_
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	154
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	154

TABLE 12-6: REGISTERS ASSOCIATED WITH TIMER1/3/5 AS A TIMER/COUNTER

TABLE 12-7: CONFIGURATION REGISTERS ASSOCIATED WITH TIMER1/3/5

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
CONFIG3H	MCLRE	_	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	354

13.0 TIMER2/4/6 MODULE

There are three identical 8-bit Timer2-type modules available. To maintain pre-existing naming conventions, the Timers are called Timer2, Timer4 and Timer6 (also Timer2/4/6).


Note:	The 'x' variable used in this section is used to designate Timer2, Timer4, or Timer6. For example, TxCON references T2CON, T4CON, or T6CON. PRx references PR2,
	PR4, or PR6.

The Timer2/4/6 module incorporates the following features:

- 8-bit Timer and Period registers (TMRx and PRx, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMRx match with PRx, respectively
- Optional use as the shift clock for the MSSPx modules (Timer2 only)

See Figure 13-1 for a block diagram of Timer2/4/6.

FIGURE 13-1: TIMER2/4/6 BLOCK DIAGRAM



13.1 Timer2/4/6 Operation

The clock input to the Timer2/4/6 module is the system instruction clock (Fosc/4).

TMRx increments from 00h on each clock edge.

A 4-bit counter/prescaler on the clock input allows direct input, divide-by-4 and divide-by-16 prescale options. These options are selected by the prescaler control bits, TxCKPS<1:0> of the TxCON register. The value of TMRx is compared to that of the Period register, PRx, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMRx to 00h on the next cycle and drives the output counter/postscaler (see Section 13.2 "Timer2/4/6 Interrupt").

The TMRx and PRx registers are both directly readable and writable. The TMRx register is cleared on any device Reset, whereas the PRx register initializes to FFh. Both the prescaler and postscaler counters are cleared on the following events:

- · a write to the TMRx register
- · a write to the TxCON register
- · Power-on Reset (POR)
- Brown-out Reset (BOR)
- MCLR Reset
- Watchdog Timer (WDT) Reset
- Stack Overflow Reset
- Stack Underflow Reset
- RESET Instruction

Note: TMRx is not cleared when TxCON is written.

13.2 Timer2/4/6 Interrupt

Timer2/4/6 can also generate an optional device interrupt. The Timer2/4/6 output signal (TMRx-to-PRx match) provides the input for the 4-bit counter/postscaler. This counter generates the TMRx match interrupt flag which is latched in TMRxIF of the PIR1/PIR5 registers. The interrupt is enabled by setting the TMRx Match Interrupt Enable bit, TMRxIE of the PIE1/PIE5 registers. Interrupt Priority is selected with the TMRxIP bit in the IPR1/IPR5 registers.

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, TxOUTPS<3:0>, of the TxCON register.

13.3 Timer2/4/6 Output

The unscaled output of TMRx is available primarily to the CCP modules, where it is used as a time base for operations in PWM mode. The timer to be used with a specific CCP module is selected using the CxTSEL<1:0> bits in the CCPTMRS0 and CCPTMRS1 registers.

Timer2 can be optionally used as the shift clock source for the MSSPx modules operating in SPI mode by setting SSPM<3:0> = 0011 in the SSPxCON1 register. Additional information is provided in Section 15.0 "Master Synchronous Serial Port (MSSP1 and MSSP2) Module".

13.4 Timer2/4/6 Operation During Sleep

The Timer2/4/6 timers cannot be operated while the processor is in Sleep mode. The contents of the TMRx and PRx registers will remain unchanged while the processor is in Sleep mode.

13.5 Peripheral Module Disable

When a peripheral module is not used or inactive, the module can be disabled by setting the Module Disable bit in the PMD registers. This will reduce power consumption to an absolute minimum. Setting the PMD bits holds the module in Reset and disconnects the module's clock source. The Module Disable bits for Timer2 (TMR2MD), Timer4 (TMR4MD) and Timer6 (TMR6MD) are in the PMD0 Register. See Section 3.0 "Power-Managed Modes" for more information.

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		TxOUTF	PS<3:0>		TMRxON	TxCKP	S<1:0>
bit 7							bit
1							
Legend:	1- 6:4		L :4			(0)	
R = Readab		W = Writable		-	mented bit, read		
u = Bit is un	-	x = Bit is unkr		-n/n = Value	at POR and BOI	R/Value at all	other Resets
'1' = Bit is s	et	'0' = Bit is clea	ared				
bit 7	Unimplem	nented: Read as '	0'				
bit 6-3	TxOUTPS	<3:0>: TimerX Ou	itput Postsca	ler Select bits			
	0000 = 1 :1	1 Postscaler					
	0001 = 1: 2	2 Postscaler					
		3 Postscaler					
		4 Postscaler					
		5 Postscaler					
		6 Postscaler 7 Postscaler					
		8 Postscaler					
		9 Postscaler					
		10 Postscaler					
		11 Postscaler					
	1011 = 1 :1	12 Postscaler					
	1100 = 1 :1	13 Postscaler					
	1101 = 1 :1	14 Postscaler					
		15 Postscaler					
	1111 = 1 :1	16 Postscaler					
bit 2	TMRxON:	TimerX On bit					
	1 = Timer. 0 = Timer.						
bit 1-0	TxCKPS<	1:0>: Timer2-type	Clock Presc	ale Select bits			
	00 = Presc	caler is 1					
	01 = Presc						
	1x = Preso						

REGISTER 13-1: TxCON: TIMER2/TIMER4/TIMER6 CONTROL REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCPTMRS0	C3TSE	L<1:0>	_	C2TSE	L<1:0>	_	C1TS	EL<1:0>	204
CCPTMRS1	_	_	—	—	C5TSE	L<1:0>	C4TS	EL<1:0>	204
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
IPR1	_	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	127
IPR5	_	_	_	_	_	TMR6IP	TMR5IP	TMR4IP	130
PIE1	_	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	123
PIE5	_	_	_	_	_	TMR6IE	TMR5IE	TMR4IE	126
PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	118
PIR5	_	_	_	_	_	TMR6IF	TMR5IF	TMR4IF	122
PMD0	UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	56
PR2			-	Timer2 Peri	od Register				—
PR4			-	Timer4 Peri	od Register				—
PR6			-	Timer6 Peri	od Register				_
T2CON	_		T2OUTPS	S<3:0>		TMR2ON	T2CK	PS<1:0>	170
T4CON	_		T4OUTPS	S<3:0>		TMR4ON	T4CK	PS<1:0>	170
T6CON	_		T6OUTPS<3:0> TMR6ON T6CKPS<1:0>				170		
TMR2	Timer2 Register						_		
TMR4		Timer4 Register						_	
TMR6				Timer6 I	Register				_
Lonondi	- unimplemented leastings, and as 10'. Cheded bits are not used by Time?///C								

TABLE 13-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER2/4/6

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used by Timer2/4/6.

14.0 CAPTURE/COMPARE/PWM MODULES

The Capture/Compare/PWM module is a peripheral which allows the user to time and control different events, and to generate Pulse-Width Modulation (PWM) signals. In Capture mode, the peripheral allows the timing of the duration of an event. The Compare mode allows the user to trigger an external event when a predetermined amount of time has expired. The PWM mode can generate Pulse-Width Modulated signals of varying frequency and duty cycle.

This family of devices contains three Enhanced Capture/Compare/PWM modules (ECCP1, ECCP2, and ECCP3) and two standard Capture/Compare/PWM modules (CCP4 and CCP5).

The Capture and Compare functions are identical for all CCP/ECCP modules. The difference between CCP and ECCP modules are in the Pulse-Width Modulation (PWM) function. In CCP modules, the standard PWM function is identical. In ECCP modules, the Enhanced PWM function has either Full-Bridge or Half-Bridge PWM output. Full-Bridge ECCP modules have four available I/O pins while Half-Bridge ECCP modules only have two available I/O pins. ECCP PWM modules are backward compatible with CCP PWM modules. See Table 14-1 to determine the CCP/ECCP functionality available on each device in this family.

TABLE 14-1: PWM RESOURCES

Note 1: In devices with more than one CCP module, it is very important to pay close attention to the register names used. A number placed after the module acronym is used to distinguish between separate modules. For example, the CCP1CON and CCP2CON control the same operational aspects of two completely different CCP modules.

2: Throughout this section, generic references to a CCP module in any of its operating modes may be interpreted as being equally applicable to ECCP1, ECCP2, ECCP3, CCP4 and CCP5. Register names, module signals, I/O pins, and bit names may use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module, when required.

Device Name	ECCP1	ECCP2	ECCP3	CCP4	CCP5
PIC18(L)F23K22 PIC18(L)F24K22 PIC18(L)F25K22 PIC18(L)F26K22	Enhanced PWM Full-Bridge	Enhanced PWM Half-Bridge	Enhanced PWM Half-Bridge	Standard PWM	Standard PWM (Special Event Trigger)
PIC18(L)F43K22 PIC18(L)F44K22 PIC18(L)F45K22 PIC18(L)F46K22	Enhanced PWM Full-Bridge	Enhanced PWM Full-Bridge	Enhanced PWM Half-Bridge	Standard PWM	Standard PWM (Special Event Trigger)

14.1 Capture Mode

The Capture mode function described in this section is identical for all CCP and ECCP modules available on this device family.

Capture mode makes use of the 16-bit Timer resources, Timer1, Timer3 and Timer5. The timer resources for each CCP capture function are independent and are selected using the CCPTMRS0 and CCPTMRS1 registers. When an event occurs on the CCPx pin, the 16-bit CCPRxH:CCPRxL register pair captures and stores the 16-bit value of the TMRxH:TMRxL register pair, respectively. An event is defined as one of the following and is configured by the CCPxM<3:0> bits of the CCPxCON register:


- Every falling edge
- Every rising edge
- · Every 4th rising edge
- Every 16th rising edge

When a capture is made, the corresponding Interrupt Request Flag bit CCPxIF of the PIR1, PIR2 or PIR4 register is set. The interrupt flag must be cleared in software. If another capture occurs before the value in the CCPRxH:CCPRxL register pair is read, the old captured value is overwritten by the new captured value. Figure 14-1 shows a simplified diagram of the Capture operation.

FIGURE 14-1:

OPERATION BLOCK DIAGRAM

CAPTURE MODE



14.1.1 CCP PIN CONFIGURATION

In Capture mode, the CCPx pin should be configured as an input by setting the associated TRIS control bit.

Some CCPx outputs are multiplexed on a couple of pins. Table 14-2 shows the CCP output pin multiplexing. Selection of the output pin is determined by the CCPxMX bits in Configuration register 3H (CONFIG3H). Refer to Register 24-4 for more details.

Note: If the CCPx pin is configured as an output, a write to the port can cause a capture condition.

CCP OUTPUT	CONFIG 3H Control Bit	Bit Value	PIC18(L)F2XK22 I/O pin	PIC18(L)F4XK22 I/O pin
CCP2	CCD2MX	0	RB3	RB3
CCP2	CP2 CCP2MX	1(*)	RC1	RC1
CCP3	ССРЗМХ	0 ^(*)	RC6	RE0
CCF3	CCEDIVIA	1	RB5	RB5

TABLE 14-2: CCP PIN MULTIPLEXING

Legend: * = Default

14.1.2 TIMER1 MODE RESOURCE

The 16-bit Timer resource must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

See Section 12.0 "Timer1/3/5 Module with Gate Control" for more information on configuring the 16-bit Timers.

14.1.3 SOFTWARE INTERRUPT MODE

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE interrupt enable bit of the PIE1, PIE2 or PIE4 register clear to avoid false interrupts. Additionally, the user should clear the CCPxIF interrupt flag bit of the PIR1, PIR2 or PIR4 register following any change in Operating mode.

Note:	Clocking the 16-bit Timer resource from
	the system clock (Fosc) should not be
	used in Capture mode. In order for
	Capture mode to recognize the trigger
	event on the CCPx pin, the Timer resource
	must be clocked from the instruction clock
	(FOSC/4) or from an external clock source.

14.1.4 CCP PRESCALER

There are four prescaler settings specified by the CCPxM<3:0> bits of the CCPxCON register. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. Any Reset will clear the prescaler counter.

Switching from one capture prescaler to another does not clear the prescaler and may generate a false interrupt. To avoid this unexpected operation, turn the module off by clearing the CCPxCON register before changing the prescaler. Example 14-1 demonstrates the code to perform this function.

EXAMPLE 14-1: CHANGING BETWEEN CAPTURE PRESCALERS

//Capture				
// Prescale 4th				
// rising edge				
// Turn the CCP				
// Module Off				
// Turn CCP module				
// on with new				
<pre>// prescale value</pre>				

14.1.5 CAPTURE DURING SLEEP

Capture mode requires a 16-bit TimerX module for use as a time base. There are four options for driving the 16-bit TimerX module in Capture mode. It can be driven by the system clock (Fosc), the instruction clock (Fosc/ 4), or by the external clock sources, the Secondary Oscillator (Sosc), or the TxCKI clock input. When the 16-bit TimerX resource is clocked by Fosc or Fosc/4, TimerX will not increment during Sleep. When the device wakes from Sleep, TimerX will continue from its previous state. Capture mode will operate during Sleep when the 16-bit TimerX resource is clocked by one of the external clock sources (Sosc or the TxCKI pin).

TABLE 14-3: REGISTERS ASSOCIATED WITH CAPTURE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCP1CON	P1M<1:0> DC1B<1:0>			201					
CCP2CON	P2M<1:0> DC2B<1:0>					CCP2M<	3:0>		201
CCP3CON	P3M	<1:0>	DC3B	<1:0>		CCP3M<	3:0>		201
CCP4CON	—	_	DC4B	<1:0>		201			
CCP5CON	—	_	DC5B	<1:0>		CCP5M<	3:0>		201
CCPR1H	Capture/Compare/PWM Register 1 High Byte (MSB)								
CCPR1L	Capture/Compare/PWM Register 1 Low Byte (LSB)								_
CCPR2H	Capture/Compare/PWM Register 2 High Byte (MSB)								_
CCPR2L	Capture/Compare/PWM Register 2 Low Byte (LSB)								
CCPR3H	Capture/Compare/PWM Register 3 High Byte (MSB)								
CCPR3L	Capture/Compare/PWM Register 3 Low Byte (LSB)								
CCPR4H	Capture/Compare/PWM Register 4 High Byte (MSB)								
CCPR4L	Capture/Compare/PWM Register 4 Low Byte (LSB)								
CCPR5H	Capture/Compare/PWM Register 5 High Byte (MSB)								
CCPR5L	Capture/Compare/PWM Register 5 Low Byte (LSB)								
CCPTMRS0	C3TSE	:L<1:0>	—	C2TS	SEL<1:0>	—	C1TSEI	_<1:0>	204
CCPTMRS1	—	—	—	—	C5TSEL<	<1:0>	C4TSEI	_<1:0>	204
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
IPR1	—	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	127
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	128
IPR4	—	_	_	_	_	CCP5IP	CCP4IP	CCP3IP	130
PIE1	—	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	123

Legend: — = Unimplemented location, read as '0'. Shaded bits are not used by Capture mode.

Note 1: These registers/bits are available on PIC18(L)F4XK22 devices.

PIC18(L)F2X/4XK22

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3 Bit 2 E		Bit 1	Bit 0	Register on Page
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	124
PIE4	_	_	_	_	—	CCP5IE	CCP4IE	CCP3IE	126
PIR1	_	ADIF	RC1IF	TX1IF SSP1IF CCP1IF TMR2IF TMR1I		TMR1IF	118		
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	119
PIR4	_	—	_	_	—	CCP5IF	CCP4IF	CCP4IF CCP3IF	
PMD0	UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	56
PMD1	MSSP2MD	MSSP1MD	_	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	57
T1CON	TMR1C	S<1:0>	T1CKP	S<1:0>	T1SOSCEN	T1SYNC	T1RD16	TMR10N	170
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL	T1GSS		171
T3CON	TMR3C	S<1:0>	T3CKP	S<1:0>	T3SOSCEN	T3SYNC	T3RD16 TMR3ON		170
T3GCON	TMR3GE	T3GPOL	T3GTM	T3GSPM	T3GGO/DONE	T3GVAL	T3GSS		171
T5CON	TMR5C	S<1:0>	T5CKP	S<1:0>	T5SOSCEN	T5SYNC	T5RD16	TMR5ON	170
T5GCON	TMR5GE	E T5GPOL T5GTM T5GSPM T5GGO/DONE T5GVAL T5GSS						171	
TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register								_
TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register								
TMR3H	Holding Register for the Most Significant Byte of the 16-bit TMR3 Register								
TMR3L	Holding Register for the Least Significant Byte of the 16-bit TMR3 Register								
TMR5H	Holding Register for the Most Significant Byte of the 16-bit TMR5 Register								_
TMR5L	Holding Register for the Least Significant Byte of the 16-bit TMR5 Register								_
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	154
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	154
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	154
TRISD ⁽¹⁾	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	154
TRISE	WPUE3	_	_	—	_	TRISE2 ⁽¹⁾	TRISE1 ⁽¹⁾	TRISE0 ⁽¹⁾	154

TABLE 14-3: REGISTERS ASSOCIATED WITH CAPTURE (CONTINUED)

Legend: — = Unimplemented location, read as '0'. Shaded bits are not used by Capture mode.

Note 1: These registers/bits are available on PIC18(L)F4XK22 devices.

TABLE 14-4: CONFIGURATION REGISTERS ASSOCIATED WITH CAPTURE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CONFIG3H	MCLRE	—	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	354

Legend: — = Unimplemented location, read as '0'. Shaded bits are not used by Capture mode.

14.2 Compare Mode

The Compare mode function described in this section is identical for all CCP and ECCP modules available on this device family.

Compare mode makes use of the 16-bit TimerX resources, Timer1, Timer3 and Timer5. The 16-bit value of the CCPRxH:CCPRxL register pair is constantly compared against the 16-bit value of the TMRxH:TMRxL register pair. When a match occurs, one of the following events can occur:


- Toggle the CCPx output
- · Set the CCPx output
- Clear the CCPx output
- · Generate a Special Event Trigger
- · Generate a Software Interrupt

The action on the pin is based on the value of the CCPxM<3:0> control bits of the CCPxCON register. At the same time, the interrupt flag CCPxIF bit is set.

All Compare modes can generate an interrupt.

Figure 14-2 shows a simplified diagram of the Compare operation.

FIGURE 14-2: COMPARE MODE OPERATION BLOCK DIAGRAM



14.2.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the associated TRIS bit.

Some CCPx outputs are multiplexed on a couple of pins. Table 14-2 shows the CCP output pin Multiplexing. Selection of the output pin is determined by the CCPxMX bits in Configuration register 3H (CONFIG3H). Refer to Register 24-4 for more details.

Note: Clearing the CCPxCON register will force the CCPx compare output latch to the default low level. This is not the PORT I/O data latch.

14.2.2 TimerX MODE RESOURCE

In Compare mode, 16-bit TimerX resource must be running in either Timer mode or Synchronized Counter mode. The compare operation may not work in Asynchronous Counter mode.

See Section 12.0 "Timer1/3/5 Module with Gate Control" for more information on configuring the 16-bit TimerX resources.

14.2.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen (CCPxM<3:0> = 1010), the CCPx module does not assert control of the CCPx pin (see the CCPxCON register).

Note: Clocking TimerX from the system clock (Fosc) should not be used in Compare mode. In order for Compare mode to recognize the trigger event on the CCPx pin, TImerX must be clocked from the instruction clock (Fosc/4) or from an external clock source.

14.2.4 SPECIAL EVENT TRIGGER

When Special Event Trigger mode is selected (CCPxM<3:0> = 1011), and a match of the TMRxH:TMRxL and the CCPRxH:CCPRxL registers occurs, all CCPx and ECCPx modules will immediately:

- · Set the CCP interrupt flag bit CCPxIF
- CCP5 will start an ADC conversion, if the ADC is enabled

On the next TimerX rising clock edge:

 A Reset of TimerX register pair occurs – TMRxH:TMRxL = 0x0000,

This Special Event Trigger mode does not:

- · Assert control over the CCPx or ECCPx pins.
- Set the TMRxIF interrupt bit when the TMRxH:TMRxL register pair is reset. (TMRxIF gets set on a TimerX overflow.)

If the value of the CCPRxH:CCPRxL registers are modified when a match occurs, the user should be aware that the automatic reset of TimerX occurs on the next rising edge of the clock. Therefore, modifying the CCPRxH:CCPRxL registers before this reset occurs will allow the TimerX to continue without being reset, inadvertently resulting in the next event being advanced or delayed.

The Special Event Trigger mode allows the CCPRxH:CCPRxL register pair to effectively provide a 16-bit programmable period register for TimerX.

14.2.5 COMPARE DURING SLEEP

The Compare mode is dependent upon the system clock (Fosc) for proper operation. Since Fosc is shut down during Sleep mode, the Compare mode will not function properly during Sleep.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCP1CON	P1M	<1:0>	DC1B	<1:0>			201		
CCP2CON	P2M	<1:0>	DC2B	<1:0>		CCP2M<	:3:0>		201
CCP3CON	P3M<1:0> DC3B<1:0>			<1:0>		CCP3M<	:3:0>		201
CCP4CON	—	- – DC4B<1:0> CCP4M<3:0>					201		
CCP5CON	—	—	DC5B	<1:0>		201			
CCPR1H		Capture/Compare/PWM Register 1 High Byte (MSB)							
CCPR1L		Capture/Compare/PWM Register 1 Low Byte (LSB)							
CCPR2H	Capture/Compare/PWM Register 2 High Byte (MSB)								
CCPR2L	Capture/Compare/PWM Register 2 Low Byte (LSB)								_
CCPR3H			Capture/Cor	mpare/PWM F	Register 3 High B	yte (MSB)			_
CCPR3L			Capture/Co	mpare/PWM	Register 3 Low B	yte (LSB)			_
CCPR4H			Capture/Cor	mpare/PWM F	Register 4 High B	yte (MSB)			_
CCPR4L			Capture/Co	mpare/PWM	Register 4 Low B	yte (LSB)			_
CCPR5H			Capture/Cor	mpare/PWM F	Register 5 High B	yte (MSB)			_
CCPR5L			Capture/Co	mpare/PWM	Register 5 Low B	yte (LSB)			_
CCPTMRS0	C3TSE	L<1:0>	—	C2TS	SEL<1:0>	—	C1TSEI	_<1:0>	204
CCPTMRS1	—	—	—	—	C5TSEL	_<1:0>	204		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115

TABLE 14-5: REGISTERS ASSOCIATED WITH COMPARE

Legend: — = Unimplemented location, read as '0'. Shaded bits are not used by Capture mode.

Note 1: These registers/bits are available on PIC18(L)F4XK22 devices.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
IPR1	_	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	127
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	128
IPR4	—	—	_	—		CCP5IP	CCP4IP	CCP3IP	130
PIE1	—	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	123
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	124
PIE4	—	—	_	—	—	CCP5IE	CCP4IE	CCP3IE	126
PIR1	—	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	118
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	119
PIR4	—	—	_	—	—	CCP5IF	CCP4IF	CCP3IF	121
PMD0	UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	56
PMD1	MSSP2MD	MSSP1MD	_	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	57
T1CON	TMR10	CS<1:0>	T1CKP	S<1:0>	T1SOSCEN	T1SYNC	T1RD16 TMR1ON		170
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL	T1G	171	
T3CON	TMR30	CS<1:0>	T3CKP	S<1:0>	T3SOSCEN	T3SYNC	T3RD16	170	
T3GCON	TMR3GE	T3GPOL	T3GTM	T3GSPM	T3GGO/DONE	T3GVAL	T3GSS		171
T5CON	TMR50	CS<1:0>	T5CKP	S<1:0>	T5SOSCEN	T5SYNC	T5RD16	TMR5ON	170
T5GCON	TMR5GE	T5GPOL	T5GTM	T5GSPM	T5GGO/DONE	T5GVAL	T5G	SS	171
TMR1H		Holding	Register for th	e Most Signifi	cant Byte of the 1	6-bit TMR1 R	egister		_
TMR1L		Holding	Register for the	e Least Signif	icant Byte of the 1	6-bit TMR1 R	egister		_
TMR3H		Holding	Register for th	e Most Signifi	cant Byte of the 1	6-bit TMR3 R	egister		_
TMR3L		Holding	Register for the	e Least Signif	icant Byte of the 1	6-bit TMR3 R	egister		_
TMR5H		Holding	Register for th	e Most Signifi	cant Byte of the 1	6-bit TMR5 R	egister		_
TMR5L		Holding	Register for the	e Least Signif	icant Byte of the 1	6-bit TMR5 R	egister		_
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	154
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	154
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	154
TRISD ⁽¹⁾	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	154
TRISE	WPUE3	_	_	_		TRISE2 ⁽¹⁾	TRISE1 ⁽¹⁾	TRISE0 ⁽¹⁾	154

TABLE 14-5:	REGISTERS ASSOCIATED WITH COMPARE (CONTINUED))
			,

Legend: — = Unimplemented location, read as '0'. Shaded bits are not used by Capture mode.

Note 1: These registers/bits are available on PIC18(L)F4XK22 devices.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CONFIG3H	MCLRE	—	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	354

Legend: — = Unimplemented location, read as '0'. Shaded bits are not used by Capture mode.

14.3 PWM Overview

Pulse-Width Modulation (PWM) is a scheme that provides power to a load by switching quickly between fully on and fully off states. The PWM signal resembles a square wave where the high portion of the signal is considered the on state and the low portion of the signal is considered the off state. The high portion, also known as the pulse width, can vary in time and is defined in steps. A larger number of steps applied, which lengthens the pulse width, also supplies more power to the load. Lowering the number of steps applied, which shortens the pulse width, supplies less power. The PWM period is defined as the duration of one complete cycle or the total amount of on and off time combined.

PWM resolution defines the maximum number of steps that can be present in a single PWM period. A higher resolution allows for more precise control of the pulse width time and in turn the power that is applied to the load.

The term duty cycle describes the proportion of the on time to the off time and is expressed in percentages, where 0% is fully off and 100% is fully on. A lower duty cycle corresponds to less power applied and a higher duty cycle corresponds to more power applied.

Figure 14-3 shows a typical waveform of the PWM signal.

14.3.1 STANDARD PWM OPERATION

The standard PWM function described in this section is available and identical for CCP and ECCP modules.


The standard PWM mode generates a Pulse-Width modulation (PWM) signal on the CCPx pin with up to 10 bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- · PRx registers
- TxCON registers
- · CCPRxL registers
- · CCPxCON registers

Figure 14-4 shows a simplified block diagram of PWM operation.


- Note 1: The corresponding TRIS bit must be cleared to enable the PWM output on the CCPx pin.
 - 2: Clearing the CCPxCON register will relinquish control of the CCPx pin.

FIGURE 14-3: CCP PWM OUTPUT SIGNAL





SIMPLIFIED PWM BLOCK DIAGRAM



14.3.2 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for standard PWM operation:

- 1. Disable the CCPx pin output driver by setting the associated TRIS bit.
- Select the 8-bit TimerX resource, (Timer2, Timer4 or Timer6) to be used for PWM generation by setting the CxTSEL<1:0> bits in the CCPTMRSx register.⁽¹⁾
- 3. Load the PRx register for the selected TimerX with the PWM period value.
- Configure the CCP module for the PWM mode by loading the CCPxCON register with the appropriate values.
- Load the CCPRxL register and the DCxB<1:0> bits of the CCPxCON register, with the PWM duty cycle value.

- 6. Configure and start the 8-bit TimerX resource:
 - Clear the TMRxIF interrupt flag bit of the PIR2 or PIR4 register. See Note 1 below.
 - Configure the TxCKPS bits of the TxCON register with the Timer prescale value.
 - Enable the Timer by setting the TMRxON bit of the TxCON register.
- 7. Enable PWM output pin:
 - Wait until the Timer overflows and the TMRxIF bit of the PIR2 or PIR4 register is set. See Note 1 below.
 - Enable the CCPx pin output driver by clearing the associated TRIS bit.
 - Note 1: In order to send a complete duty cycle and period on the first PWM output, the above steps must be included in the setup sequence. If it is not critical to start with a complete PWM signal on the first output, then step 6 may be ignored.

14.3.3 PWM TIMER RESOURCE

The PWM standard mode makes use of one of the 8-bit Timer2/4/6 timer resources to specify the PWM period.

Configuring the CxTSEL<1:0> bits in the CCPTMRS0 or CCPTMRS1 register selects which Timer2/4/6 timer is used.

14.3.4 PWM PERIOD

The PWM period is specified by the PRx register of 8-bit TimerX. The PWM period can be calculated using the formula of Equation 14-1.

EQUATION 14-1: PWM PERIOD

 $PWM Period = [(PRx) + 1] \bullet 4 \bullet TOSC \bullet$ (TMRx Prescale Value)

Note 1: Tosc = 1/Fosc

When TMRx is equal to PRx, the following three events occur on the next increment cycle:

- TMRx is cleared
- The CCPx pin is set. (Exception: If the PWM duty cycle = 0%, the pin will not be set.)
- The PWM duty cycle is latched from CCPRxL into CCPRxH.

Note: The Timer postscaler (see Section 13.0 "Timer2/4/6 Module") is not used in the determination of the PWM frequency.

14.3.5 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to multiple registers: CCPRxL register and DCxB<1:0> bits of the CCPxCON register. The CCPRxL contains the eight MSbs and the DCxB<1:0> bits of the CCPxCON register contain the two LSbs. CCPRxL and DCxB<1:0> bits of the CCPxCON register can be written to at any time. The duty cycle value is not latched into CCPRxH until after the period completes (i.e., a match between PRx and TMRx registers occurs). While using the PWM, the CCPRxH register is read-only.

Equation 14-2 is used to calculate the PWM pulse width.

Equation 14-3 is used to calculate the PWM duty cycle ratio.

EQUATION 14-2: PULSE WIDTH

$$Pulse Width = (CCPRxL:CCPxCON < 5:4>) \bullet$$

TOSC • (TMRx Prescale Value)

EQUATION 14-3: DUTY CYCLE RATIO

 $Duty Cycle Ratio = \frac{(CCPRxL:CCPxCON < 5:4>)}{4(PRx + 1)}$

The CCPRxH register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

The 8-bit timer TMRx register is concatenated with either the 2-bit internal system clock (Fosc), or 2 bits of the prescaler, to create the 10-bit time base. The system clock is used if the TimerX prescaler is set to 1:1.

When the 10-bit time base matches the CCPRxH and 2-bit latch, then the CCPx pin is cleared (see Figure 14-4).

14.3.6 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

The maximum PWM resolution is 10 bits when PRx is 255. The resolution is a function of the PRx register value as shown by Equation 14-4.

EQUATION 14-4: PWM RESOLUTION

Resolution =
$$\frac{\log[4(PRx+1)]}{\log(2)}$$
 bits

Note: If the pulse width value is greater than the period the assigned PWM pin(s) will remain unchanged.

TABLE 14-7: EXA	MPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 32 MHz)
-----------------	--

PWM Frequency	1.95 kHz	7.81 kHz	31.25 kHz	125 kHz	250 kHz	333.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PRx Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

TABLE 14-8: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PRx Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

TABLE 14-9: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

PWM Frequency	1.22 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PRx Value	0x65	0x65	0x65	0x19	0x0C	0x09
Maximum Resolution (bits)	8	8	8	6	5	5

14.3.7 OPERATION IN SLEEP MODE

In Sleep mode, the TMRx register will not increment and the state of the module will not change. If the CCPx pin is driving a value, it will continue to drive that value. When the device wakes up, TMRx will continue from its previous state.

14.3.8 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency. Any changes in the system clock frequency will result in changes to the PWM frequency. See Section 2.0 "Oscillator Module (With Fail-Safe Clock Monitor)" for additional details.

14.3.9 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the CCP registers to their Reset states.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCP1CON	P1M	<1:0>	DC1B	<1:0>		CCP1M<	3:0>		201
CCP2CON	P2M	<1:0>	DC2B	<1:0>	CCP2M<3:0>				201
CCP3CON	P3M	<1:0>	DC3B	<1:0>		CCP3M<	3:0>		201
CCP4CON	—	—	DC4B	<1:0>		CCP4M<	3:0>		201
CCP5CON	—	—	DC5B	<1:0>		CCP5M<	3:0>		201
CCPTMRS0	C3TSE	:L<1:0>	_	C2TS	SEL<1:0>	—	C1TSE	L<1:0>	204
CCPTMRS1	—	—	_	—	C5TSEI	_<1:0>	C4TSE	L<1:0>	204
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	115
IPR1	—	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	127
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	128
IPR4	—	—	_	—	_	CCP5IP	CCP4IP	CCP3IP	129
PIE1	—	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	123
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	124
PIE4	—	_	_	_		CCP5IE	CCP4IE	CCP3IE	126
PIR1	—	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	118
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	119
PIR4	—	_	_	—	_	CCP5IF	CCP4IF	CCP3IF	121
PMD0	UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	56
PMD1	MSSP2MD	MSSP1MD	_	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	57
PR2				Timer2 Pe	riod Register				_
PR4				Timer4 Pe	riod Register				_
PR6				Timer6 Pe	riod Register				_
T2CON	—		T2OU	TPS<3:0>		TMR2ON	T2CKP	S<1:0>	170
T4CON	—		T4OU	TPS<3:0>		TMR4ON	T4CKP	S<1:0>	170
T6CON	—		T6OU	TPS<3:0>		TMR6ON	T6CKP	S<1:0>	170
TMR2				Timer2 Pe	riod Register				_
TMR4				Timer4 Pe	riod Register				_
TMR6				Timer6 Pe	riod Register				_
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	154
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	154
TRISD ⁽¹⁾	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	154
TRISE	WPUE3	_	_	—	—	TRISE2 ⁽¹⁾	TRISE1 ⁽¹⁾	TRISE0 ⁽¹⁾	154

TABLE 14-10: REGISTERS ASSOCIATED WITH STANDARD PWM

Legend: — = Unimplemented location, read as '0'. Shaded bits are not used by Capture mode.

Note 1: These registers/bits are available on PIC18(L)F4XK22 devices.

TABLE 14-11: CONFIGURATION REGISTERS ASSOCIATED WITH CAPTURE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CONFIG3H	MCLRE	_	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	354

Legend: — = Unimplemented location, read as '0'. Shaded bits are not used by Capture mode.

14.4 PWM (Enhanced Mode)

The enhanced PWM function described in this section is available for CCP modules ECCP1, ECCP2 and ECCP3, with any differences between modules noted.

The enhanced PWM mode generates a Pulse-Width Modulation (PWM) signal on up to four different output pins with up to 10 bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- PRx registers
- TxCON registers
- · CCPRxL registers
- CCPxCON registers

The ECCP modules have the following additional PWM registers which control Auto-shutdown, Auto-restart, Dead-band Delay and PWM Steering modes:

- · ECCPxAS registers
- PSTRxCON registers
- PWMxCON registers

The enhanced PWM module can generate the following five PWM Output modes:

- Single PWM
- Half-Bridge PWM
- Full-Bridge PWM, Forward Mode
- Full-Bridge PWM, Reverse Mode
- Single PWM with PWM Steering Mode

To select an Enhanced PWM Output mode, the PxM<1:0> bits of the CCPxCON register must be configured appropriately.

The PWM outputs are multiplexed with I/O pins and are designated PxA, PxB, PxC and PxD. The polarity of the PWM pins is configurable and is selected by setting the CCPxM bits in the CCPxCON register appropriately.

Figure 14-5 shows an example of a simplified block diagram of the Enhanced PWM module.

Table 14-12 shows the pin assignments for various Enhanced PWM modes.

- Note 1: The corresponding TRIS bit must be cleared to enable the PWM output on the CCPx pin.
 - 2: Clearing the CCPxCON register will relinquish control of the CCPx pin.
 - **3:** Any pin not used in the enhanced PWM mode is available for alternate pin functions, if applicable.
 - 4: To prevent the generation of an incomplete waveform when the PWM is first enabled, the ECCP module waits until the start of a new PWM period before generating a PWM signal.




FIGURE 14-5: EXAMPLE SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODE

base.

2: PxC and PxD are not available on Half-Bridge ECCP Modules.

ECCP Mode	PxM<1:0>	CCPx/PxA	PxB	PxC	PxD
Single	00	Yes ⁽¹⁾	Yes ⁽¹⁾	Yes ⁽¹⁾	Yes ⁽¹⁾
Half-Bridge	10	Yes	Yes	No	No
Full-Bridge, Forward	01	Yes	Yes	Yes	Yes
Full-Bridge, Reverse	11	Yes	Yes	Yes	Yes

TABLE 14-12: EXAMPLE PIN ASSIGNMENTS FOR VARIOUS PWM ENHANCED MODES

Note 1: PWM Steering enables outputs in Single mode.

FIGURE 14-6: EXAMPLE PWM (ENHANCED MODE) OUTPUT RELATIONSHIPS (ACTIVE-HIGH STATE)

PxM<1:0>	Signal	⁰	PRX+1
		-	— Period —
00 (Single Output)	PxA Modulated	Delay ⁽¹⁾	
	PxA Modulated		Delay ⁽¹⁾ ◀►
10 (Half-Bridge)	PxB Modulated	_ !	
	PxA Active	 	
(Full-Bridge,	PxB Inactive	_ ¦	
⁰¹ Forward)	PxC Inactive		
	PxD Modulated		
	PxA Inactive		
11 (Full-Bridge,	PxB Modulated		
Reverse)	PxC Active	 	
	PxD Inactive	:	

Period = 4 * Tosc * (PRx + 1) * (TMRx Prescale Value)
 Pulse Width = Tosc * (CCPRxL<7:0>:CCPxCON<5:4>) * (TMRx Prescale Value)
 Delay = 4 * Tosc * (PWMxCON<6:0>)

Note 1: Dead-band delay is programmed using the PWMxCON register (Section 14.4.5 "Programmable Dead-Band Delay Mode").

PIC18(L)F2X/4XK22

FIGURE 14-7: EXAMPLE ENHANCED PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)

PxM<1:0>		Signal	⁰ ,◀	Pulse Width	PR	(+)
00	(Single Output)	PxA Modulated		'	Period	# 1 1 1
		PxA Modulated	→ Delay ⁽¹		■ elay ⁽¹⁾	
10	(Half-Bridge)	PxB Modulated		, pe		
		PxA Active				
01	(Full-Bridge, Forward)	PxB Inactive		<u> </u>		<u>1</u> 1 1
	i olwała)	PxC Inactive				<u>,</u> , ,
		PxD Modulated				· · ·
		PxA Inactive	_ !	1 		1 1 1
11	(Full-Bridge,	PxB Modulated				<u> </u>
Reverse)	PxC Active		i			
		PxD Inactive _	<u>_</u>	i i		<u>. </u>

Pulse Width = Tosc * (CCPRxL<7:0>:CCPxCON<5:4>) * (TMRx Prescale Value)
 Delay = 4 * Tosc * (PWMxCON<6:0>)

Note 1: Dead-band delay is programmed using the PWMxCON register (Section 14.4.5 "Programmable Dead-Band Delay Mode").

14.4.1 HALF-BRIDGE MODE

In Half-Bridge mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the CCPx/PxA pin, while the complementary PWM output signal is output on the PxB pin (see Figure 14-9). This mode can be used for Half-Bridge applications, as shown in Figure 14-9, or for Full-Bridge applications, where four power switches are being modulated with two PWM signals.

In Half-Bridge mode, the programmable dead-band delay can be used to prevent shoot-through current in Half-Bridge power devices. The value of the PDC<6:0> bits of the PWMxCON register sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 14.4.5 "Programmable Dead-Band Delay Mode"** for more details of the dead-band delay operations. Since the PxA and PxB outputs are multiplexed with the PORT data latches, the associated TRIS bits must be cleared to configure PxA and PxB as outputs.

FIGURE 14-8: EXAMPLE OF HALF-BRIDGE PWM OUTPUT





FIGURE 14-9: EXAMPLE OF HALF-BRIDGE APPLICATIONS



14.4.2 FULL-BRIDGE MODE


In Full-Bridge mode, all four pins are used as outputs. An example of Full-Bridge application is shown in Figure 14-10.


In the Forward mode, pin CCPx/PxA is driven to its active state, pin PxD is modulated, while PxB and PxC will be driven to their inactive state as shown in Figure 14-11.

In the Reverse mode, PxC is driven to its active state, pin PxB is modulated, while PxA and PxD will be driven to their inactive state as shown Figure 14-11.

PxA, PxB, PxC and PxD outputs are multiplexed with the PORT data latches. The associated TRIS bits must be cleared to configure the PxA, PxB, PxC and PxD pins as outputs.

FIGURE 14-10: EXAMPLE OF FULL-BRIDGE APPLICATION





© 2010 Microchip Technology Inc.

14.4.2.1 Direction Change in Full-Bridge Mode

In the Full-Bridge mode, the PxM1 bit in the CCPxCON register allows users to control the forward/reverse direction. When the application firmware changes this direction control bit, the module will change to the new direction on the next PWM cycle.

A direction change is initiated in software by changing the PxM1 bit of the CCPxCON register. The following sequence occurs four Timer cycles prior to the end of the current PWM period:

- The modulated outputs (PxB and PxD) are placed in their inactive state.
- The associated unmodulated outputs (PxA and PxC) are switched to drive in the opposite direction.
- PWM modulation resumes at the beginning of the next period.

See Figure 14-12 for an illustration of this sequence.

The Full-Bridge mode does not provide dead-band delay. As one output is modulated at a time, dead-band delay is generally not required. There is a situation where dead-band delay is required. This situation occurs when both of the following conditions are true:

- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- 2. The turn off time of the power switch, including the power device and driver circuit, is greater than the turn on time.


Figure 14-13 shows an example of the PWM direction changing from forward to reverse, at a near 100% duty cycle. In this example, at time t1, the output PxA and PxD become inactive, while output PxC becomes active. Since the turn off time of the power devices is longer than the turn on time, a shoot-through current will flow through power devices QC and QD (see Figure 14-10) for the duration of 't'. The same phenomenon will occur to power devices QA and QB for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, two possible solutions for eliminating the shoot-through current are:

- 1. Reduce PWM duty cycle for one PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.


Other options to prevent shoot-through current may exist.

FIGURE 14-12: EXAMPLE OF PWM DIRECTION CHANGE



- **Note 1:** The direction bit PxM1 of the CCPxCON register is written any time during the PWM cycle.
 - 2: When changing directions, the PxA and PxC signals switch before the end of the current PWM cycle. The modulated PxB and PxD signals are inactive at this time. The length of this time is (TimerX Prescale)/Fosc, where TimerX is Timer2, Timer4 or Timer6.





14.4.3 ENHANCED PWM AUTO-SHUTDOWN MODE

The PWM mode supports an Auto-Shutdown mode that will disable the PWM outputs when an external shutdown event occurs. Auto-Shutdown mode places the PWM output pins into a predetermined state. This mode is used to help prevent the PWM from damaging the application.

The auto-shutdown sources are selected using the CCPxAS<2:0> bits of the ECCPxAS register. A shutdown event may be generated by:

- A logic '0' on the INT pin
- · Comparator Cx
- · Setting the CCPxASE bit in firmware

A shutdown condition is indicated by the CCPxASE (Auto-Shutdown Event Status) bit of the ECCPxAS register. If the bit is a '0', the PWM pins are operating normally. If the bit is a '1', the PWM outputs are in the shutdown state.

When a shutdown event occurs, two things happen:

The CCPxASE bit is set to '1'. The CCPxASE will remain set until cleared in firmware or an auto-restart occurs (see **Section 14.4.4 "Auto-Restart Mode"**).

The enabled PWM pins are asynchronously placed in their shutdown states. The PWM output pins are grouped into pairs [PxA/PxC] and [PxB/PxD]. The state


of each pin pair is determined by the PSSxAC<1:0> and PSSxBD<1:0> bits of the ECCPxAS register. Each pin pair may be placed into one of three states:

- Drive logic '1'
- Drive logic '0'
- Tri-state (high-impedance)

Note 1: The auto-shutdown condition is a levelbased signal, not an edge-based signal. As long as the level is present, the autoshutdown will persist.

- 2: Writing to the CCPxASE bit is disabled while an auto-shutdown condition persists.
- 3: Once the auto-shutdown condition has been removed and the PWM restarted (either through firmware or auto-restart), the PWM signal will always restart at the beginning of the next PWM period.






14.4.4 AUTO-RESTART MODE

The Enhanced PWM can be configured to automatically restart the PWM signal once the auto-shutdown condition has been removed. Auto-restart is enabled by setting the PxRSEN bit in the PWMxCON register.

If auto-restart is enabled, the CCPxASE bit will remain set as long as the auto-shutdown condition is active. When the auto-shutdown condition is removed, the CCPxASE bit will be cleared via hardware and normal operation will resume.





14.4.5 PROGRAMMABLE DEAD-BAND DELAY MODE

In Half-Bridge applications where all power switches are modulated at the PWM frequency, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on, and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (*shoot-through current*) will flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In Half-Bridge mode, a digitally programmable deadband delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 14-16 for illustration. The lower seven bits of the associated PWMxCON register (Register 14-6) sets the delay period in terms of microcontroller instruction cycles (TcY or 4 Tosc).

FIGURE 14-16: EXAMPLE OF HALF-BRIDGE PWM OUTPUT





FIGURE 14-17: EXAMPLE OF HALF-BRIDGE APPLICATIONS



PIC18(L)F2X/4XK22

14.4.6 PWM STEERING MODE

In Single Output mode, PWM steering allows any of the PWM pins to be the modulated signal. Additionally, the same PWM signal can be simultaneously available on multiple pins.


Once the Single Output mode is selected (CCPxM<3:2> = 11 and PxM<1:0> = 00 of the CCPxCON register), the user firmware can bring out the same PWM signal to one, two, three or four output pins by setting the appropriate Steering Enable bits (STRxA, STRxB, STRxC and/or STRxD) of the PSTRxCON register, as shown in Table 14-13.

Note:	The associated TRIS bits must be set to
	output ('0') to enable the pin output driver
	in order to see the PWM signal on the pin.

While the PWM Steering mode is active, CCPxM<1:0> bits of the CCPxCON register select the PWM output polarity for the PxD, PxC, PxB and PxA pins.

The PWM auto-shutdown operation also applies to PWM Steering mode as described in **Section 14.4.3 "Enhanced PWM Auto-shutdown Mode"**. An autoshutdown event will only affect pins that have PWM outputs enabled.

FIGURE 14-18: SIMPLIFIED STEERING BLOCK DIAGRAM



14.4.6.1 Steering Synchronization

The STRxSYNC bit of the PSTRxCON register gives the user two selections of when the steering event will happen. When the STRxSYNC bit is '0', the steering event will happen at the end of the instruction that writes to the PSTRxCON register. In this case, the output signal at the PxA, PxB, PxC and PxD pins may be an incomplete PWM waveform. This operation is useful when the user firmware needs to immediately remove a PWM signal from the pin.

When the STRxSYNC bit is '1', the effective steering update will happen at the beginning of the next PWM period. In this case, steering on/off the PWM output will always produce a complete PWM waveform.

Figures 14-19 and 14-20 illustrate the timing diagrams of the PWM steering depending on the STRxSYNC setting.

14.4.7 START-UP CONSIDERATIONS


When any PWM mode is used, the application hardware must use the proper external pull-up and/or pull-down resistors on the PWM output pins.

The CCPxM<1:0> bits of the CCPxCON register allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (PxA/PxC and PxB/PxD). The PWM output polarities must be selected before the PWM pin output drivers are enabled. Changing the polarity configuration while the PWM pin output drivers are enable is not recommended since it may result in damage to the application circuits.


The PxA, PxB, PxC and PxD output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pin output drivers at the same time as the Enhanced PWM modes may cause damage to the application circuit. The Enhanced PWM modes must be enabled in the proper Output mode and complete a full PWM cycle before enabling the PWM pin output drivers. The completion of a full PWM cycle is indicated by the TMRxIF bit of the PIR1, PIR2 or PIR5 register being set as the second PWM period begins.

Note: When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch devices in the Off state until the microcontroller drives the I/O pins with the proper signal levels or activates the PWM output(s).









© 2010 Microchip Technology Inc.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ECCP1AS	CCP1ASE	CCP1AS<2:0>			P1SSA	P1SSAC<1:0> P1SSBD<1:0>			205
CCP1CON	P1M•	<1:0>	DC1B	<1:0>		CCP1N	1<3:0>		201
ECCP2AS	CCP2ASE		CCP2AS<2:0>	•	P2SSA	C<1:0>	P2SSB	D<1:0>	205
CCP2CON	P2M•	<1:0>	DC2B	<1:0>		CCP2M	1<3:0>		201
ECCP3AS	CCP3ASE		CCP3AS<2:0>	•	P3SSA	C<1:0>	P3SSB	D<1:0>	205
CCP3CON	P3M•	<1:0>	DC3B	<1:0>		CCP3N	1<3:0>		201
CCPTMRS0	C3TSE	L<1:0>	—	C2TSE	L<1:0>	—	C1TSE	L<1:0>	204
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	115
IPR1	_	ADIP	RCxIP	TXxIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	127
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	128
IPR4	_	_	_	_	_	CCP5IP	CCP4IP	CCP3IP	130
PIE1	_	ADIE	RCxIE	TXxIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	123
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	124
PIE4	-	_	_			CCP5IE	CCP4IE	CCP3IE	126
PIR1		ADIF	RCxIF	TXxIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	118
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	119
PIR4	_	_	_	_	_	CCP5IF	CCP4IF	CCP3IF	121
PMD0	UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	56
PMD1	MSSP2MD	MSSP1MD	_	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	57
PR2				Timer2 Peric	od Register		•	•	
PR4				Timer4 Peric	d Register				
PR6				Timer6 Peric	od Register				_
PSTR1CON	_	_	_	STR1SYNC	STR1D	STR1C	STR1B	STR1A	206
PSTR2CON	-	_	_	STR2SYNC	STR2D	STR2C	STR2B	STR2A	206
PSTR3CON	-	_	_	STR3SYNC	STR3D	STR3C	STR3B	STR3A	206
PWM1CON	P1RSEN				P1DC<6:0>	•	•	•	206
PWM2CON	P2RSEN				P2DC<6:0>				206
PWM3CON	P3RSEN				P3DC<6:0>				206
T2CON	_		T2OUTI	PS<3:0>		TMR2ON	T2CKP	S<1:0>	170
T4CON			T4OUTI	PS<3:0>		TMR4ON	T4CKP	S<1:0>	170
T6CON			T6OUTI	PS<3:0>		TMR6ON	T6CKP	S<1:0>	170
TMR2				Timer2 Modu	le Register				_
TMR4				Timer4 Modu	le Register				_
TMR6				Timer6 Modu	le Register				—
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	154
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	154
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	154
TRISD ⁽¹⁾	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	154
TRISE	WPUE3	—	—	—	—	TRISE2 ⁽¹⁾	TRISE1 ⁽¹⁾	TRISE0 ⁽¹⁾	154

TABLE 14-13: REGISTERS ASSOCIATED WITH ENHANCED PWM

Legend: — = Unimplemented location, read as '0'. Shaded bits are not used by Capture mode.

Note 1: These registers/bits are available on PIC18(L)F4XK22 devices.

TABLE 14-14: CONFIGURATION REGISTERS ASSOCIATED WITH CAPTURE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CONFIG3H	MCLRE		P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	354


Legend: — = Unimplemented location, read as '0'. Shaded bits are not used by Capture mode.

REGISTER 14-1: CCPxCON: STANDARD CCPx CONTROL REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—		DCxB	3<1:0>		CCPx	√<3:0>	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Reset
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unused bit 5-4 DCxB<1:0>: PWM Duty Cycle Least Significant bits Capture mode: Unused Compare mode: Unused PWM mode: These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPRxL. bit 3-0 CCPxM<3:0>: ECCPx Mode Select bits 0000 = Capture/Compare/PWM off (resets the module) 0001 = Reserved 0010 = Compare mode: toggle output on match 0011 = Reserved 0100 = Capture mode: every falling edge 0101 = Capture mode: every rising edge 0110 = Capture mode: every 4th rising edge 0111 = Capture mode: every 16th rising edge 1000 = Compare mode: set output on compare match (CCPx pin is set, CCPxIF is set) 1001 = Compare mode: clear output on compare match (CCPx pin is cleared, CCPxIF is set) 1010 = Compare mode: generate software interrupt on compare match (CCPx pin is unaffected, CCPxIF is set) 1011 = Compare mode: Special Event Trigger (CCPx pin is unaffected, CCPxIF is set) TimerX (selected by CxTSEL bits) is reset ADON is set, starting A/D conversion if A/D module is enabled⁽¹⁾ 11xx =: PWM mode



R/x-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
PxM<1:0>			3<1:0>		CCPx	-	10.00-0		
bit 7					001 /1	1 40.05	bit		
Legend:									
R = Readabl	e bit	W = Writable b	it	U = Unimple	mented bit, rea	id as '0'			
u = Bit is und	changed	x = Bit is unkno	own	-n/n = Value	at POR and B	OR/Value at al	l other Rese		
1' = Bit is se	t	'0' = Bit is clea	red						
	xx = PxA a	f CCPxM<3:2> = (assigned as Captu	ure/Compare i			as port pins			
	0	Half-Bridge ECCP Modules ⁽¹⁾ : If CCPxM<3:2> = 11: (PWM modes)							
	0x = Single	0x = Single output; PxA modulated; PxB assigned as port pin							
	1x = Half-E	1x = Half-Bridge output; PxA, PxB modulated with dead-band control							
	lf	ECCP Modules ⁽¹⁾ CCPxM<3:2> = 1	1: (PWM mod						
		 Single output; PxA modulated; PxB, PxC, PxD assigned as port pins Full-Bridge output forward; PxD modulated; PxA active; PxB, PxC inactive 							
		Bridge output; Px					igned as por		
	11 = Full-E	Bridge output reve	rse; PxB mod	ulated; PxC acti	ve; PxA, PxD i	nactive			
bit 5-4		>: PWM Duty Cyc	le Least Signif	ficant bits					
	Capture mo Unused	<u>Capture mode:</u> Unused							
	Compare m	Compare mode:							
	Unused								
	PWM mode								
	Those hite /	are the two LSbs of	of the DIA/NA du	uty avala. The ai	abt MSbs are	found in CCDE			

REGISTER 14-2: CCPxCON: ENHANCED CCPx CONTROL REGISTER

REGISTER 14-2: CCPxCON: ENHANCED CCPx CONTROL REGISTER (CONTINUED)

- bit 3-0 CCPxM<3:0>: ECCPx Mode Select bits
 - 0000 = Capture/Compare/PWM off (resets the module)
 - 0001 = Reserved
 - 0010 = Compare mode: toggle output on match
 - 0011 = Reserved
 - 0100 = Capture mode: every falling edge
 - 0101 = Capture mode: every rising edge
 - 0110 = Capture mode: every 4th rising edge
 - 0111 = Capture mode: every 16th rising edge
 - 1000 = Compare mode: set output on compare match (CCPx pin is set, CCPxIF is set)
 - 1001 = Compare mode: clear output on compare match (CCPx pin is cleared, CCPxIF is set)
 - 1010 = Compare mode: generate software interrupt on compare match (CCPx pin is unaffected, CCPxIF is set)
 - 1011 = Compare mode: Special Event Trigger (CCPx pin is unaffected, CCPxIF is set) TimerX is reset

Half-Bridge ECCP Modules⁽¹⁾:

- 1100 = PWM mode: PxA active-high; PxB active-high
- 1101 = PWM mode: PxA active-high; PxB active-low
- 1110 = PWM mode: PxA active-low; PxB active-high
- 1111 = PWM mode: PxA active-low; PxB active-low

Full-Bridge ECCP Modules⁽¹⁾:

- 1100 = PWM mode: PxA, PxC active-high; PxB, PxD active-high
- 1101 = PWM mode: PxA, PxC active-high; PxB, PxD active-low
- 1110 = PWM mode: PxA, PxC active-low; PxB, PxD active-high
- 1111 = PWM mode: PxA, PxC active-low; PxB, PxD active-low
- Note 1: See Table 14-1 to determine Full-Bridge and Half-Bridge ECCPs for the device being used.

R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	
C3TSEL<1:0>		—	— C2TSEL<1:0>			— C1TSEL<1:		
bit 7							bit 0	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'		
u = Bit is une	changed	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets	
'1' = Bit is se	et	'0' = Bit is clea	ared					
bit 7-6	C3TSEL<1:0	>: CCP3 Timer	Selection bits	S				
	00 = CCP3 -	Capture/Comp	are modes us	se Timer1, PWN	/I modes use Tir	mer2		
		B – Capture/Compare modes use Timer3, PWM modes use Timer4						
	10 = CCP3 -	 Capture/Compare modes use Timer5, PWM modes use Timer6 						
	11 = Reserve	ed						
bit 5	Unused							
bit 4-3	C2TSEL<1:0	>: CCP2 Timer	Selection bits	S				
	00 = CCP2 –	Capture/Compare modes use Timer1, PWM modes use Timer2						
	01 = CCP2 -	P2 – Capture/Compare modes use Timer3, PWM modes use Timer4						
			are modes us	se Timer5, PWN	/I modes use Tir	ner6		
	11 = Reserve	ed						
bit 2	Unused							
bit 1-0	C1TSEL<1:0	>: CCP1 Timer	Selection bits	S				
					/I modes use Tir			
					/I modes use Tir			
			are modes us	se Timer5, PWN	/I modes use Tir	ner6		
	11 = Reserve	bd						

REGISTER 14-3: CCPTMRS0: PWM TIMER SELECTION CONTROL REGISTER 0

REGISTER 14-4: CCPTMRS1: PWM TIMER SELECTION CONTROL REGISTER 1

Lanandı							
bit 7 bit						bit 0	
_	—	_	—	C5TSEL<1:0>		C4TSE	EL<1:0>
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4	Unimplemented: Read as '0'
bit 3-2	C5TSEL<1:0>: CCP5 Timer Selection bits 00 = CCP5 – Capture/Compare modes use Timer1, PWM modes use Timer2 01 = CCP5 – Capture/Compare modes use Timer3, PWM modes use Timer4 10 = CCP5 – Capture/Compare modes use Timer5, PWM modes use Timer6 11 = Reserved
bit 1-0	C4TSEL<1:0>: CCP4 Timer Selection bits 00 = CCP4 – Capture/Compare modes use Timer1, PWM modes use Timer2 01 = CCP4 – Capture/Compare modes use Timer3, PWM modes use Timer4 10 = CCP4 – Capture/Compare modes use Timer5, PWM modes use Timer6 11 = Reserved

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CCPxASE	CCPxAS<2:0>			PSSxAC<1:0> PSSxBD<1:0>					
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable I	oit	U = Unimpler	nented bit, read	d as '0'			
u = Bit is uncl	hanged	x = Bit is unkn	own	-n/n = Value at POR and BOR/Value at all other Res					
'1' = Bit is set		'0' = Bit is cleared							
bit 7	if PxRSEN 1 = An Auto CCPx o 0 = CCPx o if PxRSEN 1 = An Auto CCPx o	o-shutdown event outputs in shutdow outputs are operation	occurred; C wn state ting occurred; bi vn state	CPxASE bit will	·		nt goes away;		
bit 6-4	000 = Auto- 001 = Com 010 = Com 011 = Eithe 100 = FLT0 101 = FLT0 110 = FLT0	:0>: CCPx Auto- -shutdown is disa parator C1 – outp parator C2 – outp r Comparator C1 pin - low level w pin or Comparat pin or Comparat pin or Comparat	bled but high will c out high will c or C2 – out ill cause shut or C1 – low I or C2 – low I	ause shutdown ause shutdown put high will cau down event evel will cause s evel will cause s	event event se shutdown e hutdown event	t			
bit 3-2	00 = Drive 01 = Drive	:0>: Pins PxA an pins PxA and PxC pins PxA and PxC PxA and PxC tri-st	C to '0' C to '1'	own State Contr	ol bits				
bit 1-0	00 = Drive 01 = Drive	:0>: Pins PxB an pins PxB and PxE pins PxB and PxE PxB and PxD tri-st	O to '0' O to '1'	own State Contr	ol bits				
	C1SYNC or C2 mer1.	2SYNC bits in the	e CM2CON1	register are ena	bled, the shutd	lown will be de	layed by		

REGISTER 14-5: ECCPxAS: CCPX AUTO-SHUTDOWN CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
PxRSEN				PxDC<6:0>				
bit 7							bit 0	
Legend:								
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'		
u = Bit is unchanged x = Bit is			iown	-n/n = Value a	at POR and BO	R/Value at all	other Resets	
'1' = Bit is set '0' = Bit is cleared			ared					
bit 7	1 = Upon a away; t	WM Restart Ena auto-shutdown, t he PWM restarts uto-shutdown, C	he CCPxAS	У			n event goes	
bit 6-0	PxDC<6:0>: PWM Delay Count bits PxDCx = Number of Fosc/4 (4 * Tosc) cycles between the scheduled time when a PWM signal should transition active and the actual time it transitions active							

REGISTER 14-6: PWMxCON: ENHANCED PWM CONTROL REGISTER

REGISTER 14-7: PSTRxCON: PWM STEERING CONTROL REGISTER⁽¹⁾

U-0	U-0 U-0		R/W-0	R/W-0 R/W-0		R/W-0	R/W-1
—	— —		STRxSYNC	STRxD	STRxC	STRxB	STRxA
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5	Unimplemented: Read as '0'
bit 4	STRxSYNC: Steering Sync bit 1 = Output steering update occurs on next PWM period 0 = Output steering update occurs at the beginning of the instruction cycle boundary
bit 3	STRxD: Steering Enable bit D 1 = PxD pin has the PWM waveform with polarity control from CCPxM<1:0> 0 = PxD pin is assigned to port pin
bit 2	STRxC: Steering Enable bit C 1 = PxC pin has the PWM waveform with polarity control from CCPxM<1:0> 0 = PxC pin is assigned to port pin
bit 1	STRxB: Steering Enable bit B 1 = PxB pin has the PWM waveform with polarity control from CCPxM<1:0> 0 = PxB pin is assigned to port pin
bit 0	STRxA: Steering Enable bit A 1 = PxA pin has the PWM waveform with polarity control from CCPxM<1:0> 0 = PxA pin is assigned to port pin
Note 1:	The PWM Steering mode is available only when the CCPxCON register bits CCPxM<3:2> = 11 and

PxM<1:0> = 00.

15.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP1 AND MSSP2) MODULE

15.1 Master SSPx (MSSPx) Module Overview

The Master Synchronous Serial Port (MSSPx) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSPx module can operate in one of two modes:


- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C[™])

The SPI interface supports the following modes and features:

- · Master mode
- · Slave mode
- Clock Parity
- Slave Select Synchronization (Slave mode only)
- · Daisy chain connection of slave devices

Figure 15-1 is a block diagram of the SPI interface module.

FIGURE 15-1: MSSPx BLOCK DIAGRAM (SPI MODE)



PIC18(L)F2X/4XK22

The $\mathsf{I}^2\mathsf{C}$ interface supports the following modes and features:


- Master mode
- Slave mode
- Byte NACKing (Slave mode)
- · Limited Multi-master support
- 7-bit and 10-bit addressing
- · Start and Stop interrupts
- Interrupt masking
- Clock stretching
- · Bus collision detection
- · General call address matching
- Address masking
- · Address Hold and Data Hold modes
- · Selectable SDAx hold times


Figure 15-2 is a block diagram of the I^2C interface module in Master mode. Figure 15-3 is a diagram of the I^2C interface module in Slave mode.

The PIC18(L)F2X/4XK22 has two MSSP modules, MSSP1 and MSSP2, each module operating independently from the other.

- Note 1: In devices with more than one MSSP module, it is very important to pay close attention to SSPxCONx register names. SSP1CON1 and SSP1CON2 registers control different operational aspects of the same module, while SSP1CON1 and SSP2CON1 control the same features for two different modules.
 - 2: Throughout this section, generic references to an MSSP module in any of its operating modes may be interpreted as being equally applicable to MSSP1 or MSSP2. Register names, module I/O signals, and bit names may use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module when required.

FIGURE 15-2: MSSPx BLOCK DIAGRAM (I²C™ MASTER MODE)





15.2 SPI Mode Overview

The Serial Peripheral Interface (SPI) bus is a synchronous serial data communication bus that operates in Full-Duplex mode. Devices communicate in a master/slave environment where the master device initiates the communication. A slave device is controlled through a chip select known as Slave Select.

The SPI bus specifies four signal connections:

- · Serial Clock (SCKx)
- Serial Data Out (SDOx)
- Serial Data In (SDIx)
- Slave Select (SSx)

Figure 15-1 shows the block diagram of the MSSPx module when operating in SPI Mode.

The SPI bus operates with a single master device and one or more slave devices. When multiple slave devices are used, an independent Slave Select connection is required from the master device to each slave device.

Figure 15-4 shows a typical connection between a master device and multiple slave devices.

The master selects only one slave at a time. Most slave devices have tri-state outputs so their output signal appears disconnected from the bus when they are not selected.

Transmissions involve two shift registers, eight bits in size, one in the master and one in the slave. With either the master or the slave device, data is always shifted out one bit at a time, with the Most Significant bit (MSb) shifted out first. At the same time, a new Least Significant bit (LSb) is shifted into the same register.

Figure 15-5 shows a typical connection between two processors configured as master and slave devices.

Data is shifted out of both shift registers on the programmed clock edge and latched on the opposite edge of the clock.

The master device transmits information out on its SDOx output pin which is connected to, and received by, the slave's SDIx input pin. The slave device transmits information out on its SDOx output pin, which is connected to, and received by, the master's SDIx input pin.

To begin communication, the master device first sends out the clock signal. Both the master and the slave devices should be configured for the same clock polarity.

The master device starts a transmission by sending out the MSb from its shift register. The slave device reads this bit from that same line and saves it into the LSb position of its shift register. During each SPI clock cycle, a full-duplex data transmission occurs. This means that at the same time, the slave device is sending out the MSb from its shift register and the master device is reading this bit from that same line and saving it as the LSb of its shift register.

After 8 bits have been shifted out, the master and slave have exchanged register values.

If there is more data to exchange, the shift registers are loaded with new data and the process repeats itself.


Whether the data is meaningful or not (dummy data), depends on the application software. This leads to three scenarios for data transmission:

- Master sends useful data and slave sends dummy data.
- Master sends useful data and slave sends useful data.
- Master sends dummy data and slave sends useful data.

Transmissions may involve any number of clock cycles. When there is no more data to be transmitted, the master stops sending the clock signal and it deselects the slave.

Every slave device connected to the bus that has not been selected through its slave select line must disregard the clock and transmission signals and must not transmit out any data of its own.





15.2.1 SPI MODE REGISTERS

The MSSPx module has five registers for SPI mode operation. These are:

- MSSPx STATUS register (SSPxSTAT)
- MSSPx Control register 1 (SSPxCON1)
- MSSPx Control register 3 (SSPxCON3)
- MSSPx Data Buffer register (SSPxBUF)
- MSSPx Address register (SSPxADD)
- MSSPx Shift register (SSPxSR) (Not directly accessible)

SSPxCON1 and SSPxSTAT are the control and STATUS registers in SPI mode operation. The SSPxCON1 register is readable and writable. The lower 6 bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write.

In one SPI Master mode, SSPxADD can be loaded with a value used in the Baud Rate Generator. More information on the Baud Rate Generator is available in **Section 15.7 "Baud Rate Generator"**.

SSPxSR is the shift register used for shifting data in and out. SSPxBUF provides indirect access to the SSPxSR register. SSPxBUF is the buffer register to which data bytes are written, and from which data bytes are read.

In receive operations, SSPxSR and SSPxBUF together create a buffered receiver. When SSPxSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.

During transmission, the SSPxBUF is not buffered. A write to SSPxBUF will write to both SSPxBUF and SSPxSR.

15.2.2 SPI MODE OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPxCON1<5:0> and SSPxSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCKx is the clock output)
- Slave mode (SCKx is the clock input)
- Clock Polarity (Idle state of SCKx)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCKx)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

To enable the serial port, SSPx Enable bit, SSPxEN of the SSPxCON1 register, must be set. To reset or reconfigure SPI mode, clear the SSPxEN bit, re-initialize the SSPxCONx registers and then set the SSPx<u>EN</u> bit. This configures the SDIx, SDOx, SCKx and SSx pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- · SDIx must have corresponding TRIS bit set
- SDOx must have corresponding TRIS bit cleared
- SCKx (Master mode) must have corresponding
 TRIS bit cleared
- SCKx (Slave mode) must have corresponding TRIS bit set
- SSx must have corresponding TRIS bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

The MSSPx consists of a transmit/receive shift register (SSPxSR) and a buffer register (SSPxBUF). The SSPxSR shifts the data in and out of the device, MSb first. The SSPxBUF holds the data that was written to the SSPxSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPxBUF register. Then, the Buffer Full Detect bit, BF of the SSPxSTAT register, and the interrupt flag bit, SSPxIF, are set. This double-buffering of the received data (SSPxBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPxBUF register during transmission/reception of data will be ignored and the write collision detect bit, WCOL of the SSPxCON1 register, will be

set. User software must clear the WCOL bit to allow the following write(s) to the SSPxBUF register to complete successfully.

When the application software is expecting to receive valid data, the SSPxBUF should be read before the next byte of data to transfer is written to the SSPxBUF. The Buffer Full bit, BF of the SSPxSTAT register, indicates when SSPxBUF has been loaded with the received data (transmission is complete). When the SSPxBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSPx interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur.




FIGURE 15-5: SPI MASTER/SLAVE CONNECTION

15.2.3 SPI MASTER MODE

The master can initiate the data transfer at any time because it controls the SCKx line. The master determines when the slave (Processor 2, Figure 15-5) is to broadcast data by the software protocol.


In Master mode, the data is transmitted/received as soon as the SSPxBUF register is written to. If the SPI is only going to receive, the SDOx output could be disabled (programmed as an input). The SSPxSR register will continue to shift in the signal present on the SDIx pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPxBUF register as if a normal received byte (interrupts and Status bits appropriately set). The clock polarity is selected by appropriately programming the CKP bit of the SSPxCON1 register and the CKE bit of the SSPxSTAT register. This then, would give waveforms for SPI communication as shown in Figure 15-6, Figure 15-8 and Figure 15-9, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 * Tcy)
- Fosc/64 (or 16 * Tcy)
- Timer2 output/2
- Fosc/(4 * (SSPxADD + 1))

Figure 15-6 shows the waveforms for Master mode.

When the CKE bit is set, the SDOx data is valid before there is a clock edge on SCKx. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPxBUF is loaded with the received data is shown.

FIGURE 15-6: SPI MODE WAVEFORM (MASTER MODE)



15.2.4 SPI SLAVE MODE

In Slave mode, the data is transmitted and received as external clock pulses appear on SCKx. When the last bit is latched, the SSPxIF interrupt flag bit is set.

Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCKx pin. The Idle state is determined by the CKP bit of the SSPxCON1 register.

While in Slave mode, the external clock is supplied by the external clock source on the SCKx pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. The shift register is clocked from the SCKx pin input and when a byte is received, the device will generate an interrupt. If enabled, the device will wake-up from Sleep.

15.2.4.1 Daisy-Chain Configuration

The SPI bus can sometimes be connected in a daisychain configuration. The first slave output is connected to the second slave input, the second slave output is connected to the third slave input, and so on. The final slave output is connected to the master input. Each slave sends out, during a second group of clock pulses, an exact copy of what was received during the first group of clock pulses. The whole chain acts as one large communication shift register. The daisychain feature only requires a single Slave Select line from the master device.

Figure 15-7 shows the block diagram of a typical daisy-chain connection when operating in SPI Mode.

In a daisy-chain configuration, only the most recent byte on the bus is required by the slave. Setting the BOEN bit of the SSPxCON3 register will enable writes to the SSPxBUF register, even if the previous byte has not been read. This allows the software to ignore data that may not apply to it.

15.2.5 SLAVE SELECT SYNCHRONIZATION

The Slave Select can also be used to synchronize communication. The Slave Select line is held high until the master device is ready to communicate. When the Slave Select line is pulled low, the slave knows that a new transmission is starting.

If the slave fails to receive the communication properly, it will be reset at the end of the transmission, when the Slave Select line returns to a high state. The slave is then ready to receive a new transmission when the Slave Select line is pulled low again. If the Slave Select line is not used, there is a risk that the slave will eventually become out of sync with the master. If the slave misses a bit, it will always be one bit off in future transmissions. Use of the Slave Select line allows the slave and master to align themselves at the beginning of each transmission.

The \overline{SSx} pin allows a Synchronous Slave mode. The SPI must be in Slave mode with \overline{SSx} pin control enabled (SSPxCON1<3:0> = 0100).

When the \overline{SSx} pin is low, transmission and reception are enabled and the SDOx pin is driven.

When the $\overline{\text{SSx}}$ pin goes high, the SDOx pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.

Note 1:	When the SPI is in Slave mode with \overline{SSx} pin control enabled (SSPxCON1<3:0> = 0100), the SPI module will reset if the \overline{SSx} pin is set to VDD.
2:	When the SPI is used in Slave mode with CKE set; the user must enable SSx pin control.
3:	While operated in SPI Slave mode the SMP bit of the SSPxSTAT register must remain clear.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the SSx pin to a high level or clearing the SSPxEN bit.







FIGURE 15-8: SLAVE SELECT SYNCHRONOUS WAVEFORM




PIC18(L)F2X/4XK22

								- 0)		
SSx Optional	\									
SCKx (CKP = <u>0</u> CKE = 0)	1 1 1 1 1								<u> </u>	
SCKx (CKP = 1 CKE = 0)	1 1 1 1									
Write to SSPxBUF Valid	1 1 1 1	 	1 1 1 1	1 1 1 1 1	1 1 1 1 1	 	1 1 1 1 1	 	1 1 1 1 1 1 1 1 1 1	
SDOx	L	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
SDIx ———		bit 7	\leftarrow			\sim			bit 0	
Input	1	: ♠	¦ ♠ '	. ♦	. ♦	. ♦	. ♦	. ♦	: ♠	
Sample	1	<u>1 </u>	<u>ı </u>	<u>ı </u>	<u>. </u>	<u>ı </u>	1 1	<u>ı </u>	1 I	
SSPxIF Interrupt Flag	1 1 1 1 1		1 1 1 1 1 1 1	1 1 1 1 1	· · · ·	1 1 1 1 1	1 1 1 1 1	1 1 1 1 1		
SSPxSR to	1 1	1 1	1 i 1	1 1	1	I I	1 1	I I	:	
SSPxBUF	; ,			; ,			; ,			
Write Collision										
detection active		-								

FIGURE 15-9: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)

FIGURE 15-10: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



15.2.6 SPI OPERATION IN SLEEP MODE

In SPI Master mode, module clocks may be operating at a different speed than when in Full-Power mode; in the case of the Sleep mode, all clocks are halted.

Special care must be taken by the user when the MSSPx clock is much faster than the system clock.

In Slave mode, when MSSPx interrupts are enabled, after the master completes sending data, an MSSPx interrupt will wake the controller from Sleep.

If an exit from Sleep mode is not desired, MSSPx interrupts should be disabled.

In SPI Master mode, when the Sleep mode is selected, all module clocks are halted and the transmission/ reception will remain in that state until the device wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all 8 bits have been received, the MSSPx interrupt flag bit will be set and if enabled, will wake the device.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—		ANSA5	—	ANSA3	ANSA2	ANSA1	ANSA0	152
ANSELB	_	_	ANSB5	ANSB4	ANSB3 ⁽¹⁾	ANSB2 ⁽¹⁾	ANSB1 ⁽¹⁾	ANSB0 ⁽¹⁾	153
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	_	—	153
ANSELD	ANSD7	ANSD6	ANSD5	ANSD4 ⁽²⁾	ANSD3 ⁽²⁾	ANSD2	ANSD1 ⁽²⁾	ANSD0 ⁽²⁾	153
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
IPR1	_	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	127
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	CTMUIP	TMR5GIP	TMR3GIP	TMR1GIP	129
PIE1	_	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	123
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE	125
PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	118
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF	120
PMD1	MSSP2MD	MSSP1MD	_	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	57
SSP1BUF	SSP1 Receive Buffer/Transmit Register						_		
SSP1CON1	WCOL	SSPOV	SSPEN	CKP		SSPM	<3:0>		256
SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	259
SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	255
SSP2BUF	SSP2 Receive Buffer/Transmit Register						—		
SSP2CON1	WCOL	SSPOV	SSPEN	CKP		SSPM	<3:0>		256
SSP2CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	259
SSP2STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	255
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	154
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3 ⁽¹⁾	TRISB2 ⁽¹⁾	TRISB1 ⁽¹⁾	TRISB0 ⁽¹⁾	154
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	154
TRISD	TRISD7	TRISD6	TRISD5	TRISD4 ⁽²⁾	TRISD3 ⁽²⁾	TRISD2	TRISD1 ⁽²⁾	TRISD0 ⁽²⁾	154

TABLE 15-1: REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: Shaded bits are not used by the MSSPx in SPI mode.

Note 1: PIC18(L)F2XK22 devices.

2: PIC18(L)F4XK22 devices.

15.3 I²C MODE OVERVIEW

The Inter-Integrated Circuit Bus (I^2C) is a multi-master serial data communication bus. Devices communicate in a master/slave environment where the master devices initiate the communication. A slave device is controlled through addressing.

The I²C bus specifies two signal connections:

- · Serial Clock (SCLx)
- Serial Data (SDAx)

Figure 15-11 shows the block diagram of the MSSPx module when operating in I^2C mode.

Both the SCLx and SDAx connections are bidirectional open-drain lines, each requiring pull-up resistors for the supply voltage. Pulling the line to ground is considered a logical zero and letting the line float is considered a logical one.

Figure 15-11 shows a typical connection between two processors configured as master and slave devices.

The I^2C bus can operate with one or more master devices and one or more slave devices.

There are four potential modes of operation for a given device:


- Master Transmit mode
 (master is transmitting data to a slave)
- Master Receive mode
 (master is receiving data from a slave)
- Slave Transmit mode (slave is transmitting data to a master)
- Slave Receive mode (slave is receiving data from the master)

To begin communication, a master device starts out in Master Transmit mode. The master device sends out a Start bit followed by the address byte of the slave it intends to communicate with. This is followed by a single Read/Write bit, which determines whether the master intends to transmit to or receive data from the slave device.

If the requested slave exists on the bus, it will respond with an Acknowledge bit, otherwise known as an ACK. The master then continues in either Transmit mode or Receive mode and the slave continues in the complement, either in Receive mode or Transmit mode, respectively.

A Start bit is indicated by a high-to-low transition of the SDAx line while the SCLx line is held high. Address and data bytes are sent out, Most Significant bit (MSb) first. The Read/Write bit is sent out as a logical one when the master intends to read data from the slave, and is sent out as a logical zero when it intends to write data to the slave.

FIGURE 15-11: I²C™ MASTER/ SLAVE CONNECTION



The Acknowledge bit (\overline{ACK}) is an active-low signal, which holds the SDAx line low to indicate to the transmitter that the slave device has received the transmitted data and is ready to receive more.

The transition of data bits is always performed while the SCLx line is held low. Transitions that occur while the SCLx line is held high are used to indicate Start and Stop bits.

If the master intends to write to the slave, then it repeatedly sends out a byte of data, with the slave responding after each byte with an ACK bit. In this example, the master device is in Master Transmit mode and the slave is in Slave Receive mode.

If the master intends to read from the slave, then it repeatedly receives a byte of data from the slave, and responds after each byte with an \overrightarrow{ACK} bit. In this example, the master device is in Master Receive mode and the slave is Slave Transmit mode.

On the last byte of data communicated, the master device may end the transmission by sending a Stop bit. If the master device is in Receive mode, it sends the Stop bit in place of the last ACK bit. A Stop bit is indicated by a low-to-high transition of the SDAx line while the SCLx line is held high.

In some cases, the master may want to maintain control of the bus and re-initiate another transmission. If so, the master device may send another Start bit in place of the Stop bit or last ACK bit when it is in receive mode.

The I²C bus specifies three message protocols;

- Single message where a master writes data to a slave.
- Single message where a master reads data from a slave.
- Combined message where a master initiates a minimum of two writes, or two reads, or a combination of writes and reads, to one or more slaves.

When one device is transmitting a logical one, or letting the line float, and a second device is transmitting a logical zero, or holding the line low, the first device can detect that the line is not a logical one. This detection, when used on the SCLx line, is called clock stretching. Clock stretching give slave devices a mechanism to control the flow of data. When this detection is used on the SDAx line, it is called arbitration. Arbitration ensures that there is only one master device communicating at any single time.

15.3.1 CLOCK STRETCHING

When a slave device has not completed processing data, it can delay the transfer of more data through the process of clock stretching. An addressed slave device may hold the SCLx clock line low after receiving or sending a bit, indicating that it is not yet ready to continue. The master that is communicating with the slave will attempt to raise the SCLx line in order to transfer the next bit, but will detect that the clock line has not yet been released. Because the SCLx connection is open-drain, the slave has the ability to hold that line low until it is ready to continue communicating.

Clock stretching allows receivers that cannot keep up with a transmitter to control the flow of incoming data.

15.3.2 ARBITRATION

Each master device must monitor the bus for Start and Stop bits. If the device detects that the bus is busy, it cannot begin a new message until the bus returns to an Idle state.

However, two master devices may try to initiate a transmission on or about the same time. When this occurs, the process of arbitration begins. Each transmitter checks the level of the SDAx data line and compares it to the level that it expects to find. The first transmitter to observe that the two levels don't match, loses arbitration, and must stop transmitting on the SDAx line.

For example, if one transmitter holds the SDAx line to a logical one (lets it float) and a second transmitter holds it to a logical zero (pulls it low), the result is that the SDAx line will be low. The first transmitter then observes that the level of the line is different than expected and concludes that another transmitter is communicating.

The first transmitter to notice this difference is the one that loses arbitration and must stop driving the SDAx line. If this transmitter is also a master device, it also must stop driving the SCLx line. It then can monitor the lines for a Stop condition before trying to reissue its transmission. In the meantime, the other device that has not noticed any difference between the expected and actual levels on the SDAx line continues with its original transmission. It can do so without any complications, because so far, the transmission appears exactly as expected with no other transmitter disturbing the message.

Slave Transmit mode can also be arbitrated, when a master addresses multiple slaves, but this is less common.

If two master devices are sending a message to two different slave devices at the address stage, the master sending the lower slave address always wins arbitration. When two master devices send messages to the same slave address, and addresses can sometimes refer to multiple slaves, the arbitration process must continue into the data stage.

Arbitration usually occurs very rarely, but it is a necessary process for proper multi-master support.

15.4 I²C MODE OPERATION

All MSSPx I²C communication is byte oriented and shifted out MSb first. Six SFR registers and 2 interrupt flags interface the module with the PIC[®] microcontroller and user software. Two pins, SDAx and SCLx, are exercised by the module to communicate with other external I²C devices.

15.4.1 BYTE FORMAT

All communication in I^2C is done in 9-bit segments. A byte is sent from a master to a slave or vice-versa, followed by an Acknowledge bit sent back. After the 8th falling edge of the SCLx line, the device outputting data on the SDAx changes that pin to an input and reads in an acknowledge value on the next clock pulse.

The clock signal, SCLx, is provided by the master. Data is valid to change while the SCLx signal is low, and sampled on the rising edge of the clock. Changes on the SDAx line while the SCLx line is high define special conditions on the bus, explained below.

15.4.2 DEFINITION OF I²C TERMINOLOGY

There is language and terminology in the description of I^2C communication that have definitions specific to I^2C . That word usage is defined below and may be used in the rest of this document without explanation. This table was adapted from the Phillips I^2C specification.

15.4.3 SDAx AND SCLx PINS

Selection of any I^2C mode with the SSPxEN bit set, forces the SCLx and SDAx pins to be open-drain. These pins should be set by the user to inputs by setting the appropriate TRIS bits.

Note:	Data is tied to output zero when an I ² C mode
	is enabled.

15.4.4 SDAx HOLD TIME

The hold time of the SDAx pin is selected by the SDAHT bit of the SSPxCON3 register. Hold time is the time SDAx is held valid after the falling edge of SCLx. Setting the SDAHT bit selects a longer 300 ns minimum hold time and may help on buses with large capacitance.

TABLE 15-2: I²C[™] BUS TERMS

TADLE 15-2.	
TERM	Description
Transmitter	The device which shifts data out onto the bus.
Receiver	The device which shifts data in from the bus.
Master	The device that initiates a transfer, generates clock signals and termi- nates a transfer.
Slave	The device addressed by the mas- ter.
Multi-master	A bus with more than one device that can initiate data transfers.
Arbitration	Procedure to ensure that only one master at a time controls the bus. Winning arbitration ensures that the message is not corrupted.
Synchronization	Procedure to synchronize the clocks of two or more devices on the bus.
Idle	No master is controlling the bus, and both SDAx and SCLx lines are high.
Active	Any time one or more master devices are controlling the bus.
Addressed Slave	Slave device that has received a matching address and is actively being clocked by a master.
Matching Address	Address byte that is clocked into a slave that matches the value stored in SSPxADD.
Write Request	Slave receives a matching address with R/W bit clear, and is ready to clock in data.
Read Request	Master sends an address byte with the R/W bit set, indicating that it wishes to clock data out of the Slave. This data is the next and all following bytes until a Restart or Stop.
Clock Stretching	When a device on the bus holds SCLx low to stall communication.
Bus Collision	Any time the SDAx line is sampled low by the module while it is out- putting and expected high state.

15.4.5 START CONDITION

The I^2C specification defines a Start condition as a transition of SDAx from a high-to -low state while SCLx line is high. A Start condition is always generated by the master and signifies the transition of the bus from an Idle to an active state. Figure 15-10 shows wave forms for Start and Stop conditions.

A bus collision can occur on a Start condition if the module samples the SDAx line low before asserting it low. This does not conform to the I^2C specification that states no bus collision can occur on a Start.

15.4.6 STOP CONDITION

A Stop condition is a transition of the SDAx line from a low-to-high state while the SCLx line is high.

Note: At least one SCLx low time must appear before a Stop is valid, therefore, if the SDAx line goes low then high again while the SCLx line stays high, only the Start condition is detected.

15.4.7 RESTART CONDITION

A Restart is valid any time that a Stop would be valid. A master can issue a Restart if it wishes to hold the bus after terminating the current transfer. A Restart has the same effect on the slave that a Start would, resetting all slave logic and preparing it to clock in an address. The master may want to address the same or another slave.

In 10-bit Addressing Slave mode a Restart is required for the master to clock data out of the addressed slave. Once a slave has been fully addressed, matching both high and low address bytes, the master can issue a Restart and the high address byte with the R/W bit set. The slave logic will then hold the clock and prepare to clock out data.

After a full match with R/\overline{W} clear in 10-bit mode, a prior match flag is set and maintained. Until a Stop condition, a high address with R/\overline{W} clear, or high address match fails.

15.4.8 START/STOP CONDITION INTERRUPT MASKING

The SCIE and PCIE bits of the SSPxCON3 register can enable the generation of an interrupt in Slave modes that do not typically support this function. Slave modes where interrupt on Start and Stop detect are already enabled, these bits will have no effect.

FIGURE 15-12: I²C[™] START AND STOP CONDITIONS





FIGURE 15-13: I²C[™] RESTART CONDITION



15.4.9 ACKNOWLEDGE SEQUENCE

The 9th SCLx pulse for any transferred byte in I^2C is dedicated as an Acknowledge. It allows receiving devices to respond back to the transmitter by pulling the SDAx line low. The transmitter must release control of the line during this time to shift in the response. The Acknowledge (ACK) is an active-low signal, pulling the SDAx line low indicated to the transmitter that the device has received the transmitted data and is ready to receive more.

The result of an ACK is placed in the ACKSTAT bit of the SSPxCON2 register.

Slave software, when the AHEN and DHEN bits are set, allow the user to set the ACK value sent back to the transmitter. The ACKDT bit of the SSPxCON2 register is set/cleared to determine the response.

Slave hardware will generate an ACK response if the AHEN and DHEN bits of the SSPxCON3 register are clear.

There are certain conditions where an ACK will not be sent by the slave. If the BF bit of the SSPxSTAT register or the SSPxOV bit of the SSPxCON1 register are set when a byte is received.

When the module is addressed, after the 8th falling edge of SCLx on the bus, the ACKTIM bit of the SSPxCON3 register is set. The ACKTIM bit indicates the acknowledge time of the active bus.

The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is enabled.

15.5 I²C SLAVE MODE OPERATION

The MSSPx Slave mode operates in one of four modes selected in the SSPxM bits of SSPxCON1 register. The modes can be divided into 7-bit and 10-bit Addressing mode. 10-bit Addressing modes operate the same as 7-bit with some additional overhead for handling the larger addresses.

Modes with Start and Stop bit interrupts operated the same as the other modes with SSPxIF additionally getting set upon detection of a Start, Restart, or Stop condition.

15.5.1 SLAVE MODE ADDRESSES

The SSPxADD register (Register 15-6) contains the Slave mode address. The first byte received after a Start or Restart condition is compared against the value stored in this register. If the byte matches, the value is loaded into the SSPxBUF register and an interrupt is generated. If the value does not match, the module goes Idle and no indication is given to the software that anything happened.

The SSPx Mask register (Register 15-5) affects the address matching process. See **Section 15.5.9 "SSPx Mask Register"** for more information.

15.5.1.1 I²C Slave 7-bit Addressing Mode

In 7-bit Addressing mode, the LSb of the received data byte is ignored when determining if there is an address match.

15.5.1.2 I²C Slave 10-bit Addressing Mode

In 10-bit Addressing mode, the first received byte is compared to the binary value of '1 1 1 1 0 A9 A8 0'. A9 and A8 are the two MSb of the 10-bit address and stored in bits 2 and 1 of the SSPxADD register.

After the acknowledge of the high byte the UA bit is set and SCLx is held low until the user updates SSPxADD with the low address. The low address byte is clocked in and all 8 bits are compared to the low address value in SSPxADD. Even if there is not an address match; SSPxIF and UA are set, and SCLx is held low until SSPxADD is updated to receive a high byte again. When SSPxADD is updated the UA bit is cleared. This ensures the module is ready to receive the high address byte on the next communication.

A high and low address match as a write request is required at the start of all 10-bit addressing communication. A transmission can be initiated by issuing a Restart once the slave is addressed, and clocking in the high address with the R/W bit set. The slave hardware will then acknowledge the read request and prepare to clock out data. This is only valid for a slave after it has received a complete high and low address byte match.

15.5.2 SLAVE RECEPTION

When the R/\overline{W} bit of a matching received address byte is clear, the R/\overline{W} bit of the SSPxSTAT register is cleared. The received address is loaded into the SSPxBUF register and acknowledged.

When the overflow condition exists for a received address, then not Acknowledge is given. An overflow condition is defined as either bit BF of the SSPxSTAT register is set, or bit SSPxOV of the SSPxCON1 register is set. The BOEN bit of the SSPxCON3 register modifies this operation. For more information see Register 15-4.

An MSSPx interrupt is generated for each transferred data byte. Flag bit, SSPxIF, must be cleared by software.

When the SEN bit of the SSPxCON2 register is set, SCLx will be held low (clock stretch) following each received byte. The clock must be released by setting the CKP bit of the SSPxCON1 register, except sometimes in 10-bit mode. See **Section 15.2.3 "SPI Master Mode"** for more detail.

15.5.2.1 7-bit Addressing Reception

This section describes a standard sequence of events for the MSSPx module configured as an I²C slave in 7-bit Addressing mode. All decisions made by hardware or software and their effect on reception. Figure 15-13 and Figure 15-14 is used as a visual reference for this description.

This is a step by step process of what typically must be done to accomplish I^2C communication.

- 1. Start bit detected.
- 2. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Matching address with R/\overline{W} bit clear is received.
- 4. The slave pulls SDAx low sending an ACK to the master, and sets SSPxIF bit.
- 5. Software clears the SSPxIF bit.
- 6. Software reads received address from SSPxBUF clearing the BF flag.
- 7. If SEN = 1; Slave software sets CKP bit to release the SCLx line.
- 8. The master clocks out a data byte.
- 9. Slave drives SDAx low sending an ACK to the master, and sets SSPxIF bit.
- 10. Software clears SSPxIF.
- 11. Software reads the received byte from SSPxBUF clearing BF.
- 12. Steps 8-12 are repeated for all received bytes from the master.
- 13. Master sends Stop condition, setting P bit of SSPxSTAT, and the bus goes Idle.

15.5.2.2 7-bit Reception with AHEN and DHEN

Slave device reception with AHEN and DHEN set operate the same as without these options with extra interrupts and clock stretching added after the 8th falling edge of SCLx. These additional interrupts allow the slave software to decide whether it wants to ACK the receive address or data byte, rather than the hardware. This functionality adds support for PMBus[™] that was not present on previous versions of this module.


This list describes the steps that need to be taken by slave software to use these options for I^2C communication. Figure 15-15 displays a module using both address and data holding. Figure 15-16 includes the operation with the SEN bit of the SSPxCON2 register set.


- 1. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit clear is clocked in. SSPxIF is set and CKP cleared after the 8th falling edge of SCLx.
- 3. Slave clears the SSPxIF.
- Slave can look at the ACKTIM bit of the SSPxCON3 register to determine if the SSPxIF was after or before the ACK.
- 5. Slave reads the address value from SSPxBUF, clearing the BF flag.
- 6. Slave sets ACK value clocked out to the master by setting ACKDT.
- 7. Slave releases the clock by setting CKP.
- 8. SSPxIF is set after an ACK, not after a NACK.
- 9. If SEN = 1 the slave hardware will stretch the clock after the ACK.

10. Slave clears SSPxIF.


Note: SSPxIF is still set after the 9th falling edge of SCLx even if there is no clock stretching and BF has been cleared. Only if NACK is sent to master is SSPxIF not set.


- 11. SSPxIF set and CKP cleared after 8th falling edge of SCLx for a received data byte.
- 12. Slave looks at ACKTIM bit of SSPxCON3 to determine the source of the interrupt.
- 13. Slave reads the received data from SSPxBUF clearing BF.
- 14. Steps 7-14 are the same for each received data byte.
- 15. Communication is ended by either the slave sending an ACK = 1, or the master sending a Stop condition. If a Stop is sent and Interrupt on Stop detect is disabled, the slave will only know by polling the P bit of the SSTSTAT register.





© 2010 Microchip Technology Inc.





15.5.3 SLAVE TRANSMISSION

When the R/\overline{W} bit of the incoming address byte is set and an address match occurs, the R/\overline{W} bit of the SSPxSTAT register is set. The received address is loaded into the SSPxBUF register, and an ACK pulse is sent by the slave on the ninth bit.

Following the ACK, slave hardware clears the CKP bit and the SCLx pin is held low (see **Section 15.5.6 "Clock Stretching"** for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data.

The transmit data must be loaded into the SSPxBUF register which also loads the SSPxSR register. Then the SCLx pin should be released by setting the CKP bit of the SSPxCON1 register. The eight data bits are shifted out on the falling edge of the SCLx input. This ensures that the SDAx signal is valid during the SCLx high time.

The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCLx input pulse. This ACK value is copied to the ACKSTAT bit of the SSPxCON2 register. If ACKSTAT is set (not ACK), then the data transfer is complete. In this case, when the not ACK is latched by the slave, the slave goes Idle and waits for another occurrence of the Start bit. If the SDAx line was low (ACK), the next transmit data must be loaded into the SSPxBUF register. Again, the SCLx pin must be released by setting bit CKP.

An MSSPx interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared by software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse.


15.5.3.1 Slave Mode Bus Collision

A slave receives a Read request and begins shifting data out on the SDAx line. If a bus collision is detected and the SBCDE bit of the SSPxCON3 register is set, the BCLxIF bit of the PIRx register is set. Once a bus collision is detected, the slave goes Idle and waits to be addressed again. User software can use the BCLxIF bit to handle a slave bus collision.

15.5.3.2 7-bit Transmission

A master device can transmit a read request to a slave, and then clock data out of the slave. The list below outlines what software for a slave will need to do to accomplish a standard transmission. Figure 15-17 can be used as a reference to this list.

- 1. Master sends a Start condition on SDAx and SCLx.
- 2. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit set is received by the slave setting SSPxIF bit.
- 4. Slave hardware generates an ACK and sets SSPxIF.
- 5. SSPxIF bit is cleared by user.
- 6. Software reads the received address from SSPxBUF, clearing BF.
- 7. R/\overline{W} is set so CKP was automatically cleared after the ACK.
- 8. The slave software loads the transmit data into SSPxBUF.
- 9. CKP bit is set releasing SCLx, allowing the master to clock the data out of the slave.
- 10. SSPxIF is set after the ACK response from the master is loaded into the ACKSTAT register.
- 11. SSPxIF bit is cleared.
- 12. The slave software checks the ACKSTAT bit to see if the master wants to clock out more data.
 - Note 1: If the master ACKs the clock will be stretched.
 - ACKSTAT is the only bit updated on the rising edge of SCLx (9th) rather than the falling.
- 13. Steps 9-13 are repeated for each transmitted byte.
- 14. If the master sends a not ACK; the clock is not held, but SSPxIF is still set.
- 15. The master sends a Restart condition or a Stop.
- 16. The slave is no longer addressed.



© 2010 Microchip Technology Inc.

15.5.3.3 7-bit Transmission with Address Hold Enabled

Setting the AHEN bit of the SSPxCON3 register enables additional clock stretching and interrupt generation after the 8th falling edge of a received matching address. Once a matching address has been clocked in, CKP is cleared and the SSPxIF interrupt is set.

Figure 15-18 displays a standard waveform of a 7-bit Address Slave Transmission with AHEN enabled.


- 1. Bus starts Idle.
- Master sends Start condition; the S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Master sends matching address with R/W bit set. After the 8th falling edge of the SCLx line the CKP bit is cleared and SSPxIF interrupt is generated.
- 4. Slave software clears SSPxIF.
- Slave software reads ACKTIM bit of SSPxCON3 register, and R/W and D/A of the SSPxSTAT register to determine the source of the interrupt.
- 6. Slave reads the address value from the SSPxBUF register clearing the BF bit.
- Slave software decides from this information if it wishes to ACK or not ACK and sets ACKDT bit of the SSPxCON2 register accordingly.
- 8. Slave sets the CKP bit releasing SCLx.
- 9. Master clocks in the \overline{ACK} value from the slave.
- 10. Slave hardware automatically clears the CKP bit and sets SSPxIF after the ACK if the R/W bit is set.
- 11. Slave software clears SSPxIF.
- 12. Slave loads value to transmit to the master into SSPxBUF setting the BF bit.

Note: <u>SSPxBUF</u> cannot be loaded until after the ACK.

13. Slave sets CKP bit releasing the clock.

- 14. Master clocks out the data from the slave and sends an ACK value on the 9th SCLx pulse.
- 15. Slave hardware copies the ACK value into the ACKSTAT bit of the SSPxCON2 register.
- 16. Steps 10-15 are repeated for each byte transmitted to the master from the slave.
- 17. If the master sends a not ACK the slave releases the bus allowing the master to send a Stop and end the communication.

Note: Master must send a not ACK on the last byte to ensure that the slave releases the SCLx line to receive a Stop.



© 2010 Microchip Technology Inc.

Preliminary

15.5.4 SLAVE MODE 10-BIT ADDRESS RECEPTION

This section describes a standard sequence of events for the MSSPx module configured as an I^2C slave in 10-bit Addressing mode.

Figure 15-19 and is used as a visual reference for this description.

This is a step by step process of what must be done by slave software to accomplish I²C communication.

- 1. Bus starts Idle.
- Master sends Start condition; S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Master sends matching high address with R/W bit clear; UA bit of the SSPxSTAT register is set.
- 4. Slave sends ACK and SSPxIF is set.
- 5. Software clears the SSPxIF bit.
- 6. Software reads received address from SSPxBUF clearing the BF flag.
- 7. Slave loads low address into SSPxADD, releasing SCLx.
- 8. Master sends matching low address byte to the slave; UA bit is set.


Note: Updates to the SSPxADD register are not allowed until after the ACK sequence.


- 9. Slave sends ACK and SSPxIF is set.
- Note: If the low address does not match, SSPxIF and UA are still set so that the slave software can set SSPxADD back to the high address. BF is not set because there is no match. CKP is unaffected.
- 10. Slave clears SSPxIF.
- 11. Slave reads the received matching address from SSPxBUF clearing BF.
- 12. Slave loads high address into SSPxADD.
- Master clocks a data byte to the slave and clocks out the slaves ACK on the 9th SCLx pulse; SSPxIF is set.
- 14. If SEN bit of SSPxCON2 is set, CKP is cleared by hardware and the clock is stretched.
- 15. Slave clears SSPxIF.
- 16. Slave reads the received byte from SSPxBUF clearing BF.
- 17. If SEN is set the slave sets CKP to release the SCLx.
- 18. Steps 13-17 repeat for each received byte.
- 19. Master sends Stop to end the transmission.


15.5.5 10-BIT ADDRESSING WITH ADDRESS OR DATA HOLD

Reception using 10-bit addressing with AHEN or DHEN set is the same as with 7-bit modes. The only difference is the need to update the SSPxADD register using the UA bit. All functionality, specifically when the CKP bit is cleared and SCLx line is held low are the same. Figure 15-20 can be used as a reference of a slave in 10-bit addressing with AHEN set.

Figure 15-21 shows a standard waveform for a slave transmitter in 10-bit Addressing mode.







15.5.6 CLOCK STRETCHING

Clock stretching occurs when a device on the bus holds the SCLx line low effectively pausing communication. The slave may stretch the clock to allow more time to handle data or prepare a response for the master device. A master device is not concerned with stretching as anytime it is active on the bus and not transferring data it is stretching. Any stretching done by a slave is invisible to the master software and handled by the hardware that generates SCLx.

The CKP bit of the SSPxCON1 register is used to control stretching in software. Any time the CKP bit is cleared, the module will wait for the SCLx line to go low and then hold it. Setting CKP will release SCLx and allow more communication.

15.5.6.1 Normal Clock Stretching

Following an ACK if the R/W bit of SSPxSTAT is set, a read request, the slave hardware will clear CKP. This allows the slave time to update SSPxBUF with data to transfer to the master. If the SEN bit of SSPxCON2 is set, the slave hardware will always stretch the clock after the ACK sequence. Once the slave is ready; CKP is set by software and communication resumes.

- Note 1: The BF bit has no effect on whether the clock will be stretched or not. This is different than previous versions of the module that would not stretch the clock, clear CKP, if SSPxBUF was read before the 9th falling edge of SCLx.
 - 2: Previous versions of the module did not stretch the clock for a transmission if SSPxBUF was loaded before the 9th falling edge of SCLx. It is now always cleared for read requests.

15.5.6.2 10-bit Addressing Mode

In 10-bit Addressing mode, when the UA bit is set, the clock is always stretched. This is the only time the SCLx is stretched without CKP being cleared. SCLx is released immediately after a write to SSPxADD.

Note:	Previous versions of the module did not
	stretch the clock if the second address byte
	did not match.

15.5.6.3 Byte NACKing

When the AHEN bit of SSPxCON3 is set; CKP is cleared by hardware after the 8th falling edge of SCLx for a received matching address byte. When the DHEN bit of SSPxCON3 is set; CKP is cleared after the 8th falling edge of SCLx for received data.

Stretching after the 8th falling edge of SCLx allows the slave to look at the received address or data and decide if it wants to ACK the received data.

15.5.7 CLOCK SYNCHRONIZATION AND THE CKP BIT

Any time the CKP bit is cleared, the module will wait for the SCLx line to go low and then hold it. However, clearing the CKP bit will not assert the SCLx output low until the SCLx output is already sampled low. Therefore, the CKP bit will not assert the SCLx line until an external I^2C master device has already asserted the SCLx line. The SCLx output will remain low until the CKP bit is set and all other devices on the I^2C bus have released SCLx. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCLx (see Figure 15-22).




FIGURE 15-23: CLOCK SYNCHRONIZATION TIMING

15.5.8 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I^2C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master device. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge.

The general call address is a reserved address in the I^2C protocol, defined as address 0x00. When the GCEN bit of the SSPxCON2 register is set, the slave module will automatically \overline{ACK} the reception of this address regardless of the value stored in SSPxADD. After the slave clocks in an address of all zeros with the R/W bit clear, an interrupt is generated and slave software can read SSPxBUF and respond. Figure 15-23 shows a general call reception sequence.

In 10-bit Address mode, the UA bit will not be set on the reception of the general call address. The slave will prepare to receive the second byte as data, just as it would in 7-bit mode.

If the AHEN bit of the SSPxCON3 register is set, just as with any other address reception, the slave hardware will stretch the clock after the 8th falling edge of SCLx. The slave must then set its ACKDT value and release the clock with communication progressing as it would normally.




FIGURE 15-24: SLAVE MODE GENERAL CALL ADDRESS SEQUENCE

15.5.9 SSPx MASK REGISTER

An SSPx Mask (SSPxMSK) register (Register 15-5) is available in I²C Slave mode as a mask for the value held in the SSPxSR register during an address comparison operation. A zero ('0') bit in the SSPxMSK register has the effect of making the corresponding bit of the received address a "don't care".

This register is reset to all '1's upon any Reset condition and, therefore, has no effect on standard SSPx operation until written with a mask value.

The SSPx Mask register is active during:

- 7-bit Address mode: address compare of A<7:1>.
- 10-bit Address mode: address compare of A<7:0> only. The SSPx mask has no effect during the reception of the first (high) byte of the address.

© 2010 Microchip Technology Inc.

15.6 I²C MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPxM bits in the SSPxCON1 register and by setting the SSPxEN bit. In Master mode, the SCLx and SDAx lines are set as inputs and are manipulated by the MSSPx hardware.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSPx module is disabled. Control of the I²C bus may be taken when the P bit is set, or the bus is Idle.

In Firmware Controlled Master mode, user code conducts all I²C bus operations based on Start and Stop bit condition detection. Start and Stop condition detection is the only active circuitry in this mode. All other communication is done by the user software directly manipulating the SDAx and SCLx lines.

The following events will cause the SSPx Interrupt Flag bit, SSPxIF, to be set (SSPx interrupt, if enabled):

- · Start condition detected
- · Stop condition detected
- · Data transfer byte transmitted/received
- Acknowledge transmitted/received
- · Repeated Start generated
 - Note 1: The MSSPx module, when configured in I²C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPxBUF register to initiate transmission before the Start condition is complete. In this case, the SSPxBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPxBUF did not occur
 - 2: When in Master mode, Start/Stop detection is masked and an interrupt is generated when the SEN/PEN bit is cleared and the generation is complete.

15.6.1 I²C MASTER MODE OPERATION

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDAx, while SCLx outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.


In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDAx, while SCLx outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

A Baud Rate Generator is used to set the clock frequency output on SCLx. See **Section 15.7 "Baud Rate Generator"** for more detail.

15.6.2 CLOCK ARBITRATION

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, releases the SCLx pin (SCLx allowed to float high). When the SCLx pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCLx pin is actually sampled high. When the SCLx pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and begins counting. This ensures that the SCLx high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 15-25).





15.6.3 WCOL STATUS FLAG

If the user writes the SSPxBUF when a Start, Restart, Stop, Receive or Transmit sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write does not occur). Any time the WCOL bit is set it indicates that an action on SSPxBUF was attempted while the module was not Idle.

Note:	Because queueing of events is not
	allowed, writing to the lower 5 bits of
	SSPxCON2 is disabled until the Start
	condition is complete.


15.6.4 I²C MASTER MODE START CONDITION TIMING

To initiate a Start condition, the user sets the Start Enable bit, SEN, of the SSPxCON2 register. If the SDAx and SCLx pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and starts its count. If SCLx and SDAx are both sampled high when the Baud Rate Generator times out (TBRG), the SDAx pin is driven low. The action of the SDAx being driven low while SCLx is high is the Start condition and causes the S bit of the SSPxSTAT1 register to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit of the SSPxCON2 register will be automatically cleared

FIGURE 15-26: FIRST START BIT TIMING

by hardware; the Baud Rate Generator is suspended, leaving the SDAx line held low and the Start condition is complete.

- Note 1: If at the beginning of the Start condition, the SDAx and SCLx pins are already sampled low, or if during the Start condition, the SCLx line is sampled low before the SDAx line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLxIF, is set, the Start condition is aborted and the I²C module is reset into its Idle state.
 - **2:** The Philips I²C Specification states that a bus collision cannot occur on a Start.




15.6.5 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit of the SSPxCON2 register is programmed high and the master state machine is no longer active. When the RSEN bit is set, the SCLx pin is asserted low. When the SCLx pin is sampled low, the Baud Rate Generator is loaded and begins counting. The SDAx pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDAx is sampled high, the SCLx pin will be deasserted (brought high). When SCLx is sampled high, the Baud Rate Generator is reloaded and begins counting. SDAx and SCLx must be sampled high for one TBRG. This action is then followed by assertion of the SDAx pin (SDAx = 0) for one TBRG while SCLx is high. SCLx is asserted low. Following this, the RSEN bit of the SSPxCON2 register will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDAx pin held low. As soon as a Start condition is detected on the SDAx and SCLx pins, the S bit of the SSPxSTAT register will be set. The SSPxIF bit will not be set until the Baud Rate Generator has timed out.

- **Note 1:** If RSEN is programmed while any other event is in progress, it will not take effect.
 - **2:** A bus collision during the Repeated Start condition occurs if:
 - SDAx is sampled low when SCLx goes from low-to-high.
 - SCLx goes low before SDAx is asserted low. This may indicate that another master is attempting to transmit a data '1'.

FIGURE 15-27: REPEAT START CONDITION WAVEFORM



15.6.6 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPxBUF register. This action will set the Buffer Full flag bit, BF, and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDAx pin after the falling edge of SCLx is asserted. SCLx is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCLx is released high. When the SCLx pin is released high, it is held that way for TBRG. The data on the SDAx pin must remain stable for that duration and some hold time after the next falling edge of SCLx. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDAx. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred, or if data was received properly. The status of \overline{ACK} is written into the ACKSTAT bit on the rising edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPxIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPxBUF, leaving SCLx low and SDAx unchanged (Figure 15-27).

After the write to the SSPxBUF, each bit of the address will be shifted out on the falling edge of SCLx until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will release the SDAx pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDAx pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT Status bit of the SSPxCON2 register. Following the falling edge of the ninth clock transmission of the address, the SSPxIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPxBUF takes place, holding SCLx low and allowing SDAx to float.

15.6.6.1 BF Status Flag

In Transmit mode, the BF bit of the SSPxSTAT register is set when the CPU writes to SSPxBUF and is cleared when all 8 bits are shifted out.

15.6.6.2 WCOL Status Flag

If the user writes the SSPxBUF when a transmit is already in progress (i.e., SSPxSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write does not occur).


WCOL must be cleared by software before the next transmission.

15.6.6.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit of the SSPxCON2 register is cleared when the slave has sent an Acknowledge ($\overline{ACK} = 0$) and is set when the slave does not Acknowledge ($\overline{ACK} = 1$). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

15.6.6.4 Typical Transmit Sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSPxCON2 register.
- 2. SSPxIF is set by hardware on completion of the Start.
- 3. SSPxIF is cleared by software.
- 4. The MSSPx module will wait the required start time before any other operation takes place.
- 5. The user loads the SSPxBUF with the slave address to transmit.
- Address is shifted out the SDAx pin until all 8 bits are transmitted. Transmission begins as soon as SSPxBUF is written to.
- The MSSPx module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- The MSSPx module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 9. The user loads the SSPxBUF with eight bits of data.
- 10. Data is shifted out the SDAx pin until all 8 bits are transmitted.
- 11. The MSSPx module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- 12. Steps 8-11 are repeated for all transmitted data bytes.
- 13. The user generates a Stop or Restart condition by setting the PEN or RSEN bits of the SSPxCON2 register. Interrupt is generated once the Stop/Restart condition is complete.



15.6.7 I²C MASTER MODE RECEPTION

Master mode reception is enabled by programming the Receive Enable bit, RCEN, of the SSPxCON2 register.

Note:	The MSSPx module must be in an Idle
	state before the RCEN bit is set or the
	RCEN bit will be disregarded.

The Baud Rate Generator begins counting and on each rollover, the state of the SCLx pin changes (high-to-low/ low-to-high) and data is shifted into the SSPxSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPxSR are loaded into the SSPxBUF, the BF flag bit is set, the SSPxIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCLx low. The MSSPx is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable bit, ACKEN, of the SSPxCON2 register.

15.6.7.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPxBUF from SSPxSR. It is cleared when the SSPxBUF register is read.


15.6.7.2 SSPxOV Status Flag

In receive operation, the SSPxOV bit is set when 8 bits are received into the SSPxSR and the BF flag bit is already set from a previous reception.

15.6.7.3 WCOL Status Flag

If the user writes the SSPxBUF when a receive is already in progress (i.e., SSPxSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur). 15.6.7.4 Typical Receive Sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSPxCON2 register.
- 2. SSPxIF is set by hardware on completion of the Start.
- 3. SSPxIF is cleared by software.
- 4. User writes SSPxBUF with the slave address to transmit and the R/W bit set.
- 5. Address is shifted out the SDAx pin until all 8 bits are transmitted. Transmission begins as soon as SSPxBUF is written to.
- The MSSPx module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- The MSSPx module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 8. User sets the RCEN bit of the SSPxCON2 register and the Master clocks in a byte from the slave.
- 9. After the 8th falling edge of SCLx, SSPxIF and BF are set.
- 10. Master clears SSPxIF and reads the received byte from SSPxUF, clears BF.
- 11. Master sets ACK value sent to slave in ACKDT bit of the SSPxCON2 register and initiates the ACK by setting the ACKEN bit.
- 12. Masters ACK is clocked out to the slave and SSPxIF is set.
- 13. User clears SSPxIF.
- 14. Steps 8-13 are repeated for each received byte from the slave.
- 15. Master sends a not ACK or Stop to end communication.



15.6.8 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit, ACKEN, of the SSPxCON2 register. When this bit is set, the SCLx pin is pulled low and the contents of the Acknowledge data bit are presented on the SDAx pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCLx pin is deasserted (pulled high). When the SCLx pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCLx pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSPx module then goes into Idle mode (Figure 15-29).

15.6.8.1 WCOL Status Flag

If the user writes the SSPxBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write does not occur).

15.6.9 STOP CONDITION TIMING

A Stop bit is asserted on the SDAx pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN, of the SSPxCON2 register. At the end of a receive/transmit, the SCLx line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDAx line low. When the SDAx line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCLx pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDAx pin will be deasserted. When the SDAx pin is sampled high while SCLx is high, the P bit of the SSPxSTAT register is set. A TBRG later, the PEN bit is cleared and the SSPxIF bit is set (Figure 15-30).

15.6.9.1 WCOL Status Flag

If the user writes the SSPxBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).





FIGURE 15-30: ACKNOWLEDGE SEQUENCE WAVEFORM

Note: TBRG = one Baud Rate Generator period.

FIGURE 15-31: STOP CONDITION RECEIVE OR TRANSMIT MODE



15.6.10 SLEEP OPERATION

While in Sleep mode, the I²C slave module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSPx interrupt is enabled).

15.6.11 EFFECTS OF A RESET

A Reset disables the MSSPx module and terminates the current transfer.

15.6.12 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSPx module is disabled. Control of the I²C bus may be taken when the P bit of the SSPxSTAT register is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the SSPx interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDAx line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed by hardware with the result placed in the BCLxIF bit.

The states where arbitration can be lost are:

- Address Transfer
- Data Transfer
- · A Start Condition
- · A Repeated Start Condition
- An Acknowledge Condition

15.6.13 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDAx pin, arbitration takes place when the master outputs a '1' on SDAx, by letting SDAx float high and another master asserts a '0'. When the SCLx pin floats high, data should be stable. If the expected data on SDAx is a '1' and the data sampled on the SDAx pin is '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLxIF, and reset the I^2C port to its Idle state (Figure 15-31).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDAx and SCLx lines are deasserted and the SSPxBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the I^2C bus is free, the user can resume communication by asserting a Start condition.

If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDAx and SCLx lines are deasserted and the respective control bits in the SSPxCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I^2C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDAx and SCLx pins. If a Stop condition occurs, the SSPxIF bit will be set.

A write to the SSPxBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the SSPxSTAT register, or the bus is Idle and the S and P bits are cleared.




FIGURE 15-32: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE

15.6.13.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDAx or SCLx are sampled low at the beginning of the Start condition (Figure 15-32).
- b) SCLx is sampled low before SDAx is asserted low (Figure 15-33).

During a Start condition, both the SDAx and the SCLx pins are monitored.

If the SDAx pin is already low, or the SCLx pin is already low, then all of the following occur:

- · the Start condition is aborted,
- the BCLxIF flag is set and
- the MSSPx module is reset to its Idle state (Figure 15-32).

The Start condition begins with the SDAx and SCLx pins deasserted. When the SDAx pin is sampled high, the Baud Rate Generator is loaded and counts down. If the SCLx pin is sampled low while SDAx is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDAx pin is sampled low during this count, the BRG is reset and the SDAx line is asserted early (Figure 15-34). If, however, a '1' is sampled on the SDAx pin, the SDAx pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to zero; if the SCLx pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCLx pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDAx before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.








FIGURE 15-34: BUS COLLISION DURING START CONDITION (SCLx = 0)







15.6.13.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:


- a) A low level is sampled on SDAx when SCLx goes from low level to high level.
- SCLx goes low before SDAx is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user releases SDAx and the pin is allowed to float high, the BRG is loaded with SSPxADD and counts down to zero. The SCLx pin is then deasserted and when sampled high, the SDAx pin is sampled. If SDAx is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 15-35). If SDAx is sampled high, the BRG is reloaded and begins counting. If SDAx goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDAx at exactly the same time.


If SCLx goes from high-to-low before the BRG times out and SDAx has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition, see Figure 15-36.

If, at the end of the BRG time-out, both SCLx and SDAx are still high, the SDAx pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCLx pin, the SCLx pin is driven low and the Repeated Start condition is complete.

FIGURE 15-36: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)







15.6.13.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- a) After the SDAx pin has been deasserted and allowed to float high, SDAx is sampled low after the BRG has timed out.
- b) After the SCLx pin is deasserted, SCLx is sampled low before SDAx goes high.

The Stop condition begins with SDAx asserted low. When SDAx is sampled low, the SCLx pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPxADD and counts down to 0. After the BRG times out, SDAx is sampled. If SDAx is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 15-37). If the SCLx pin is sampled low before SDAx is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 15-38).

FIGURE 15-38: BUS COLLISION DURING A STOP CONDITION (CASE 1)





FIGURE 15-39: BUS COLLISION DURING A STOP CONDITION (CASE 2)



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA		_	ANSA5	_	ANSA3	ANSA2	ANSA1	ANSA0	152
ANSELB		_	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1 ⁽¹⁾	ANSB0 ⁽¹⁾	153
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	_	_	153
ANSELD	ANSD7	ANSD6	ANSD5	ANSD4	ANSD3	ANSD2	ANSD1 ⁽²⁾	ANSD0 ⁽²⁾	153
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
IPR1	_	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	127
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	128
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	CTMUIP	TMR5GIP	TMR3GIP	TMR1GIP	129
PIE1	_	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	123
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	124
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE	125
PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	118
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	119
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF	120
PMD1	MSSP2MD	MSSP1MD	_	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	57
SSP1ADD	SSP1 Addre	ss Register in	² C Slave N	lode. SSP1	Baud Rate	Reload Reg	ister in I ² C M	aster Mode.	261
SSP1BUF			SSP1 Re	eceive Buffe	er/Transmit	Register			
SSP1CON1	WCOL	SSPOV	SSPEN	CKP		SSPI	V<3:0>		256
SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	258
SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	259
SSP1MSK			S	SP1 MASK	Register bit	ts			260
SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	255
SSP2ADD	SSP2 Addre	ss Register in	I ² C Slave N	lode. SSP2	Baud Rate	Reload Reg	ister in I ² C M	aster Mode.	261
SSP2BUF			SSP2 Re	eceive Buffe	er/Transmit	Register			
SSP2CON1	WCOL	SSPOV	SSPEN	CKP		SSPI	V<3:0>		256
SSP2CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	258
SSP2CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	259
SSP2MSK					Register bit				260
SSP2STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	255
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1 ⁽¹⁾	TRISB0 ⁽¹⁾	154
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	154
TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1 ⁽²⁾	TRISD0 ⁽²⁾	154

TABLE 15-3:	REGISTERS ASSOCIATED WITH I ² C [™] OPERATION
-------------	---

Legend: Shaded bits are not used by the MSSPx in I^2C mode.

Note 1: PIC18(L)F2XK22 devices.

2: PIC18(L)F4XK22 devices.

15.7 BAUD RATE GENERATOR

The MSSPx module has a Baud Rate Generator available for clock generation in both I²C and SPI Master modes. The Baud Rate Generator (BRG) reload value is placed in the SSPxADD register (Register 15-6). When a write occurs to SSPxBUF, the Baud Rate Generator will automatically begin counting down.

Once the given operation is complete, the internal clock will automatically stop counting and the clock pin will remain in its last state.

An internal signal "Reload" in Figure 15-39 triggers the value from SSPxADD to be loaded into the BRG counter. This occurs twice for each oscillation of the


module clock line. The logic dictating when the reload signal is asserted depends on the mode the MSSPx is being operated in.

Table 15-4 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPxADD.

EQUATION 15-1:

$$FCLOCK = \frac{FOSC}{(SSPxADD + 1)(4)}$$

FIGURE 15-40: BAUD RATE GENERATOR BLOCK DIAGRAM



Note: Values of 0x00, 0x01 and 0x02 are not valid for SSPxADD when used as a Baud Rate Generator for I²C. This is an implementation limitation.

TABLE 15-4: MSSPx CLOCK RATE W/BRG

Fosc	Fcy	BRG Value	FcLock (2 Rollovers of BRG)
32 MHz	8 MHz	13h	400 kHz ⁽¹⁾
32 MHz	8 MHz	19h	308 kHz
32 MHz	8 MHz	4Fh	100 kHz
16 MHz	4 MHz	09h	400 kHz ⁽¹⁾
16 MHz	4 MHz	0Ch	308 kHz
16 MHz	4 MHz	27h	100 kHz
4 MHz	1 MHz	09h	100 kHz

Note 1: The I²C interface does not conform to the 400 kHz I²C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

REGISTER 15-1: SSPxSTAT: SSPx STATUS REGISTER

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0		
SMP	CKE	D/A	Р	S	R/W	UA	BF		
bit 7		1			I		bit C		
Legend:									
R = Readable b	bit	W = Writable bi	it	U = Unimplem	ented bit, read as	'0'			
u = Bit is uncha	inged	x = Bit is unkno	own	-n/n = Value at	POR and BOR/Va	alue at all other f	Resets		
'1' = Bit is set		'0' = Bit is clear	ed						
=									
bit 7		Input Sample bi	t						
	<u>SPI Master mod</u> 1 = Input data s	<u>ae:</u> ampled at end c	of data output ti	me					
		ampled at middl							
	SPI Slave mode								
	•	leared when SP	l is used in Slav	ve mode					
	In I ² C Master o			a a d ma a da (100 k					
		control disabled f		eed mode (100 k mode (400 kHz)	HZ and T MHZ)				
bit 6		k Edge Select bit	0	,					
bito	In SPI Master of	0		' y)					
			n from active to	o Idle clock state					
	0 = Transmit oc	curs on transitio	n from Idle to a	ctive clock state					
	In I ² C mode on								
		nable input logic so that thresholds are compliant with SMbus specification visable SMbus specific inputs							
hit E		$\frac{1}{1000}$ specific input							
bit 5		· ·		smitted was data	1				
		•		smitted was add					
bit 4	P: Stop bit								
	(I ² C mode only.	This bit is cleare	ed when the M	SSPx module is o	disabled, SSPxEN	is cleared.)			
				last (this bit is '0					
	0 = Stop bit was	s not detected la	st						
bit 3	S: Start bit								
					disabled, SSPxEN	is cleared.)			
				I last (this bit is '0	o' on Reset)				
	_	s not detected la							
bit 2		te bit information			untoh Thin hitin a	alu u alial fua va Ala a			
	to the end of the second of the second of the second secon	This bit holds the RW bit information following the last address match. This bit is only valid from the address match to the next Start bit, Stop bit, or not ACK bit.							
	In I ² C Slave mode:								
	1 = Read 0 = Write								
	In I ² C Master m	odo:							
	1 = Transmit is								
	0 = Transmit is	s not in progress							
	-				will indicate if the N	ASSPx is in Idle	mode.		
bit 1		dress bit (10-bit							
		at the user need es not need to b	•	e address in the S	SSPxADD register				
h it 0			e upualeu						
bit 0	BF: Buffer Full								
	Receive (SPI and 1 = Receive control of the second	n <u>d I-C modes):</u> mplete, SSPxBU	IF is full						
		t complete, SSP							
	Transmit (I ² C m	node only):							
					op bits), SSPxBU				
	0 = Data transn	nit complete (doe	es not include t	ne ACK and Stop	bits), SSPxBUF i	s empty			

REGISTER 13-2. 33FXCONT. 33FX CONTROL REGISTER I	REGISTER 15-2:	SSPxCON1: SSPx CONTROL REGISTER 1
--	----------------	-----------------------------------

R/C/HS-0	R/C/HS-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WCOL	SSPxOV	SSPxEN	CKP		SSPx	V<3:0>	
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable bi	t	U = Unimpleme	ented bit, read as	ʻ0'	
u = Bit is uncha	nged	x = Bit is unkno	wn	-n/n = Value at	POR and BOR/V	alue at all other F	Resets
'1' = Bit is set		'0' = Bit is clear	ed	HS = Bit is set	by hardware	C = User cleare	d
bit 7	Master mode: 1 = A write to be started 0 = No collision Slave mode: 1 = The SSPx	d on :BUF register is wri	gister was atte	empted while the I till transmitting the			
bit 6	 In SPI mode: 1 = A new byte is received while the SSPxBUF register is still holding the previous data. In case of overflow, the in SSPxSR is lost. Overflow can only occur in Slave mode. In Slave mode, the user must read the SSPxBUF, if only transmitting data, to avoid setting overflow. In Master mode, the overflow bit is not set since each new r tion (and transmission) is initiated by writing to the SSPxBUF register (must be cleared in software). 0 = No overflow <u>In I²C mode:</u> 1 = A byte is received while the SSPxBUF register is still holding the previous byte. SSPxOV is a "don't carransmit mode (must be cleared in software). 					SSPxBUF, even each new recep- e).	
bit 5	 0 = No overflow SSPxEN: Synchronous Serial Port Enable bit In both modes, when enabled, these pins must be properly configured as input or output In <u>SPI mode:</u> 1 = Enables serial port and configures SCKx, SDOx, SDIx and SSx as the source of the serial port pins⁽²⁾ 0 = Disables serial port and configures these pins as I/O port pins <u>In I²C mode:</u> 1 = Enables the serial port and configures the SDAx and SCLx pins as the source of the serial port pins⁽³⁾ 0 = Disables serial port and configures these pins as I/O port pins 						
bit 4	In <u>SPI mode:</u> 1 = Idle state for 0 = Idle state for <u>In I²C Slave m</u> SCLx release of 1 = Enable close	control ck k low (clock stretc <u>mode:</u>	evel	nsure data setup t	time.)		

REGISTER 15-2: SSPxCON1: SSPx CONTROL REGISTER 1 (CONTINUED)

- bit 3-0
- SSPxM<3:0>: Synchronous Serial Port Mode Select bits
 - 0000 = SPI Master mode, clock = Fosc/4
 - 0001 = SPI Master mode, clock = Fosc/16
 - 0010 = SPI Master mode, clock = Fosc/64
 - 0011 = SPI Master mode, clock = TMR2 output/2
 - 0100 = SPI Slave mode, clock = SCKx pin, \overline{SSx} pin control enabled
 - 0101 = SPI Slave mode, clock = SCKx pin, SSx pin control disabled, SSx can be used as I/O pin
 - 0110 = I^2C Slave mode, 7-bit address
 - 0111 = I^2C Slave mode, 10-bit address
 - 1000 = I^2C Master mode, clock = Fosc / (4 * (SSPxADD+1))⁽⁴⁾
 - 1001 = Reserved
 - 1010 = SPI Master mode, clock = Fosc/(4 * (SSPxADD+1))
 - 1011 = I^2C firmware controlled Master mode (slave idle)
 - 1100 = Reserved
 - 1101 = Reserved
 - 1110 = I^2C Slave mode, 7-bit address with Start and Stop bit interrupts enabled
 - 1111 = I^2C Slave mode, 10-bit address with Start and Stop bit interrupts enabled
- **Note 1:** In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPxBUF register.
 - 2: When enabled, these pins must be properly configured as input or output.
 - **3:** When enabled, the SDAx and SCLx pins must be configured as inputs.
 - **4:** SSPxADD values of 0, 1 or 2 are not supported for I²C Mode.

R/W-0) R-0	R/W-0	R/S/HC-0	R/S/HC-0	R/S/HC-0	R/S/HC-0	R/W/HC-0
GCEN	ACKSTAT	ACKDT	ACKEN ⁽¹⁾	RCEN ⁽¹⁾	PEN ⁽¹⁾	RSEN ⁽¹⁾	SEN ⁽¹⁾
bit 7							bit 0
Legend:							
R = Read		W = Writable		•	mented bit, read		
	unchanged	x = Bit is unk			at POR and BO		other Resets
'1' = Bit is	set	'0' = Bit is cle	ared	HC = Cleared	d by hardware	S = User set	
bit 7	1 = Enable in	eral Call Enable Iterrupt when a call address dis	general call a	• •	or 00h) is receiv	red in the SSP	SR
bit 6	1 = Acknowle	cknowledge St edge was not re edge was recei	eceived	mode only)			
bit 5	In Receive m	itted when the owledge		• •	e sequence at	the end of a rea	ceive
bit 4	In Master Ren 1 = Initiate / Automati	 ACKEN⁽¹⁾: Acknowledge Sequence Enable bit (in I²C Master mode only) <u>In Master Receive mode:</u> 1 = Initiate Acknowledge sequence on SDAx and SCLx pins, and transmit ACKDT data Automatically cleared by hardware. 0 = Acknowledge sequence idle 					KDT data bit
bit 3		ceive Enable b Receive mode dle	· _	er mode only)			
bit 2	SCKx Releas	op condition o			nly) matically cleare	ed by hardware	
bit 1	1 = Initiate R		condition on S	•	laster mode onl c pins. Automati	• ·	y hardware.
bit 0	SEN ⁽¹⁾ : Start In Master mo 1 = Initiate St 0 = Start cond	 SEN⁽¹⁾: Start Condition Enabled bit (in I²C Master mode only) <u>In Master mode:</u> 1 = Initiate Start condition on SDAx and SCLx pins. Automatically cleared by hardware. 0 = Start condition Idle 					
	0 = Clock stre	etching is enab etching is disat	oled		nd slave receive		
Note 1:	For bits ACKEN, F set (no spooling) a						

REGISTER 15-3: SSPxCON2: SSPx CONTROL REGISTER 2

REGISTE	R 15-4: SSPx	CON3: SSP		DL REGISTEI	२ ३		
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ACKTIN	A PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN
bit 7							bit (
Legend:							
R = Reada	able bit	W = Writab	le bit	U = Unimple	mented bit, read	as '0'	
u = Bit is u	inchanged	x = Bit is u	nknown	-n/n = Value	at POR and BOF	R/Value at all ot	her Resets
'1' = Bit is	set	'0' = Bit is o	cleared				
bit 7				t (I ² C mode on			
	1 = Indicates 0 = Not an Ac	the I ² C bus is cknowledge se	in an Ackne equence, cle	owledge seque eared on 9 th ris	ence, set on 8 th fa ing edge of SCL:	alling edge of S k clock	CLx clock
bit 6	PCIE: Stop C	ondition Interi	rupt Enable	bit (I ² C mode o	only)		
		terrupt on det					
bit 5	SCIE: Start C	ondition Inter	rupt Enable	bit (I ² C mode of	only)		
		iterrupt on det		art or Restart c led ⁽²⁾	onditions		
bit 4	BOEN: Buffe	r Overwrite Er	nable bit				
	In SPI Slave						
					a byte is shifted i		
		•		- bit of the SSI	PxSTAT register	already set, SS	PXOV bit of th
	In I ² C Master		or 15 Set, and				
	This bit is	s ignored.					
	In I ² C Slave r			<u>.</u>			
				the BF bit = 0.	for a received a	address/data by	te, ignoring the
				en SSPxOV is			
bit 3		-	-	(I ² C mode onl			
				-	alling edge of SC	Lx	
					alling edge of SC		
bit 2	SBCDE: Slav	ve Mode Bus (Collision De	tect Enable bit	(I ² C Slave mode	only)	
				sampled low	when the module dle	e is outputting a	a high state, the
		ave bus collis s collision inte					
bit 1	AHEN: Addre	ess Hold Enab	ole bit (I ² C S	lave mode onl	V)		
	SSPxCC	N1 register w	ill be cleare		atching received x will be held low		CKP bit of the
Note 1:		holding is disa		upor to ignore	all but the last -	poived byte C	
NOLE 1:	For daisy-chained set when a new by SSPxBUF.						
2:	This bit has no effective enabled.	ect in Slave m	nodes for wh	iich Start and S	Stop condition def	ection is explici	itly listed as
3:	The ACKTIM State	us bit is active	only when	the AHEN bit c	or DHEN bit is set	i.	

SEDVCONS, SEDV CONTROL DECISTED 2

bit 0

REGISTER 15-4: SSPxCON3: SSPx CONTROL REGISTER 3 (CONTINUED)

- **DHEN:** Data Hold Enable bit (I²C Slave mode only)
 - 1 = Following the 8th falling edge of SCLx for a received data byte; slave hardware clears the CKP bit of the SSPxCON1 register and SCLx is held low.
 - 0 = Data holding is disabled
- **Note 1:** For daisy-chained SPI operation; allows the user to ignore all but the last received byte. SSPxOV is still set when a new byte is received and BF = 1, but hardware continues to write the most recent byte to SSPxBUF.
 - **2:** This bit has no effect in Slave modes for which Start and Stop condition detection is explicitly listed as enabled.
 - 3: The ACKTIM Status bit is active only when the AHEN bit or DHEN bit is set.

REGISTER 15-5: SSPxMSK: SSPx MASK REGISTER

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| MSK7 | MSK6 | MSK5 | MSK4 | MSK3 | MSK2 | MSK1 | MSK0 |
| bit 7 | | | | • | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-1 **MSK<7:1>:** Mask bits

1 = The received address bit n is compared to SSPxADD<n> to detect I^2C address match 0 = The received address bit n is not used to detect I^2C address match

bit 0 MSK<0>: Mask bit for I²C Slave mode, 10-bit Address

I²C Slave mode, 10-bit address (SSPxM<3:0> = 0111 or 1111):

- 1 = The received address bit 0 is compared to SSPxADD<0> to detect I^2C address match
- 0 = The received address bit 0 is not used to detect I²C address match

I²C Slave mode, 7-bit address, the bit is ignored

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ADD	<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bi	t	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkno	wn	-n/n = Value a	at POR and BO	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clear	ed				

REGISTER 15-6: SSPXADD: MSSPx ADDRESS AND BAUD RATE REGISTER (I²C MODE)

Master mode:

bit 7-0	ADD<7:0>: Baud Rate Clock Divider bits
	SCLx pin clock period = ((ADD<7:0> + 1) *4)/Fosc

<u>10-Bit Slave mode — Most Significant Address byte:</u>

- bit 7-3 **Not used:** Unused for Most Significant Address byte. Bit state of this register is a "don't care". Bit pattern sent by master is fixed by I²C specification and must be equal to '11110'. However, those bits are compared by hardware and are not affected by the value in this register.
- bit 2-1 ADD<2:1>: Two Most Significant bits of 10-bit address
- bit 0 Not used: Unused in this mode. Bit state is a "don't care".

<u>10-Bit Slave mode — Least Significant Address byte:</u>

bit 7-0 ADD<7:0>: Eight Least Significant bits of 10-bit address

7-Bit Slave mode:

- bit 7-1 ADD<7:1>: 7-bit address
- bit 0 Not used: Unused in this mode. Bit state is a "don't care".

PIC18(L)F2X/4XK22

NOTES:

16.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The EUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous system. Full-Duplex mode is useful for communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The EUSART module includes the following capabilities:


- · Full-duplex asynchronous transmit and receive
- Two-character input buffer
- One-character output buffer
- Programmable 8-bit or 9-bit character length
- · Address detection in 9-bit mode
- · Input buffer overrun error detection
- Received character framing error detection
- Half-duplex synchronous master
- Half-duplex synchronous slave
- · Programmable clock and data polarity

The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:

- · Automatic detection and calibration of the baud rate
- Wake-up on Break reception
- 13-bit Break character transmit


Block diagrams of the EUSART transmitter and receiver are shown in Figure 16-1 and Figure 16-2.

FIGURE 16-1: EUSART TRANSMIT BLOCK DIAGRAM



PIC18(L)F2X/4XK22

FIGURE 16-2: EUSART RECEIVE BLOCK DIAGRAM



The operation of the EUSART module is controlled through three registers:

- Transmit Status and Control (TXSTAx)
- Receive Status and Control (RCSTAx)
- Baud Rate Control (BAUDCONx)

These registers are detailed in Register 16-1, Register 16-2 and Register 16-3, respectively.

For all modes of EUSART operation, the TRIS control bits corresponding to the RXx/DTx and TXx/CKx pins should be set to '1'. The EUSART control will automatically reconfigure the pin from input to output, as needed.

When the receiver or transmitter section is not enabled then the corresponding RXx/DTx or TXx/CKx pin may be used for general purpose input and output.

16.1 EUSART Asynchronous Mode

The EUSART transmits and receives data using the standard non-return-to-zero (NRZ) format. NRZ is implemented with two levels: a VOH mark state which represents a '1' data bit, and a VOL space state which represents a '0' data bit. NRZ refers to the fact that consecutively transmitted data bits of the same value stay at the output level of that bit without returning to a neutral level between each bit transmission. An NRZ transmission port idles in the mark state. Each character transmission consists of one Start bit followed by eight or nine data bits and is always terminated by one or more Stop bits. The Start bit is always a space and the Stop bits are always marks. The most common data format is 8 bits. Each transmitted bit persists for a period of 1/(Baud Rate). An on-chip dedicated 8-bit/16-bit Baud Rate Generator is used to derive standard baud rate frequencies from the system oscillator. See Table 16-5 for examples of baud rate configurations.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but share the same data format and baud rate. Parity is not supported by the hardware, but can be implemented in software and stored as the ninth data bit.

16.1.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 16-1. The heart of the transmitter is the serial Transmit Shift Register (TSR), which is not directly accessible by software. The TSR obtains its data from the transmit buffer, which is the TXREGx register.

16.1.1.1 Enabling the Transmitter

The EUSART transmitter is enabled for asynchronous operations by configuring the following three control bits:

- TXEN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the TXEN bit of the TXSTAx register enables the transmitter circuitry of the EUSART. Clearing the SYNC bit of the TXSTAx register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTAx register enables the EUSART and automatically configures the TXx/CKx I/O pin as an output. If the TXx/CKx pin is shared with an analog peripheral the analog I/O function must be disabled by clearing the corresponding ANSEL bit.

Note: The TXxIF transmitter interrupt flag is set when the TXEN enable bit is set.

16.1.1.2 Transmitting Data

A transmission is initiated by writing a character to the TXREGx register. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREGx is immediately transferred to the TSR register. If the TSR still contains all or part of a previous character, the new character data is held in the TXREGx until the Stop bit of the previous character has been transmitted. The pending character in the TXREGx is then transferred to the TSR in one TCY immediately following the Stop bit sequence commences immediately following the transfer of the data to the TSR from the TXREGx.

16.1.1.3 Transmit Data Polarity

The polarity of the transmit data can be controlled with the CKTXP bit of the BAUDCONx register. The default state of this bit is '0' which selects high true transmit idle and data bits. Setting the CKTXP bit to '1' will invert the transmit data resulting in low true idle and data bits. The CKTXP bit controls transmit data polarity only in Asynchronous mode. In Synchronous mode the CKTXP bit has a different function.

16.1.1.4 Transmit Interrupt Flag

The TXxIF interrupt flag bit of the PIR1/PIR3 register is set whenever the EUSART transmitter is enabled and no character is being held for transmission in the TXREGx. In other words, the TXxIF bit is only clear when the TSR is busy with a character and a new character has been queued for transmission in the TXREGx. The TXxIF flag bit is not cleared immediately upon writing TXREGx. TXxIF becomes valid in the second instruction cycle following the write execution. Polling TXxIF immediately following the TXREGx write will return invalid results. The TXxIF bit is read-only, it cannot be set or cleared by software.

The TXxIF interrupt can be enabled by setting the TXxIE interrupt enable bit of the PIE1/PIE3 register. However, the TXxIF flag bit will be set whenever the TXREGx is empty, regardless of the state of TXxIE enable bit.

To use interrupts when transmitting data, set the TXxIE bit only when there is more data to send. Clear the TXxIE interrupt enable bit upon writing the last character of the transmission to the TXREGx.

16.1.1.5 TSR Status

The TRMT bit of the TXSTAx register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXREGx. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user needs to poll this bit to determine the TSR status.

Note:	The TSR register is not mapped in data
	memory, so it is not available to the user.

16.1.1.6 Transmitting 9-Bit Characters

The EUSART supports 9-bit character transmissions. When the TX9 bit of the TXSTAx register is set the EUSART will shift 9 bits out for each character transmitted. The TX9D bit of the TXSTAx register is the ninth, and Most Significant, data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the 8 Least Significant bits into the TXREGx. All nine bits of data will be transferred to the TSR shift register immediately after the TXREGx is written.

A special 9-bit Address mode is available for use with multiple receivers. See **Section 16.1.2.8** "Address **Detection**" for more information on the Address mode.

- 16.1.1.7 Asynchronous Transmission Set-up:
- Initialize the SPBRGHx:SPBRGx register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 16.3 "EUSART Baud Rate Generator (BRG)").
- 2. Set the RXx/DTx and TXx/CKx TRIS controls to '1'.
- 3. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 4. If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the 8 Least Significant data bits are an address when the receiver is set for address detection.
- 5. Set the CKTXP control bit if inverted transmit data polarity is desired.
- Enable the transmission by setting the TXEN control bit. This will cause the TXxIF interrupt bit to be set.
- 7. If interrupts are desired, set the TXxIE interrupt enable bit. An interrupt will occur immediately provided that the GIE/GIEH and PEIE/GIEL bits of the INTCON register are also set.
- 8. If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
- 9. Load 8-bit data into the TXREGx register. This will start the transmission.




FIGURE 16-3: ASYNCHRONOUS TRANSMISSION




TABLE 16-1: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	ume Bit 7 Bit 6		Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
BAUDCON1	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	—	WUE	ABDEN	274
BAUDCON2	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	—	WUE	ABDEN	274
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
IPR1	—	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	127
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	CTMUIP	TMR5GIP	TMR3GIP	TMR1GIP	129
PIE1	_	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	123
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE	125
PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	118
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF	120
PMD0	UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	56
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
SPBRG1			EUSART	1 Baud Rate	Generator,	Low Byte			_
SPBRGH1			EUSART1	Baud Rate	Generator, I	-ligh Byte			_
SPBRG2			EUSART	2 Baud Rate	Generator, I	Low Byte			_
SPBRGH2			EUSART2	2 Baud Rate	Generator, I	High Byte			_
TXREG1			EL	JSART1 Tra	nsmit Regist	er			_
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272
TXREG2		•	EL	JSART2 Tra	nsmit Regist	er		•	—
TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for asynchronous transmission.

16.1.2 EUSART ASYNCHRONOUS RECEIVER

The Asynchronous mode would typically be used in RS-232 systems. The receiver block diagram is shown in Figure 16-2. The data is received on the RXx/DTx pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at 16 times the baud rate, whereas the serial Receive Shift Register (RSR) operates at the bit rate. When all 8 or 9 bits of the character have been shifted in, they are immediately transferred to a two character First-In-First-Out (FIFO) memory. The FIFO buffering allows reception of two complete characters and the start of a third character before software must start servicing the EUSART receiver. The FIFO and RSR registers are not directly accessible by software. Access to the received data is via the RCREGx register.

16.1.2.1 Enabling the Receiver

The EUSART receiver is enabled for asynchronous operation by configuring the following three control bits:

- CREN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the CREN bit of the RCSTAx register enables the receiver circuitry of the EUSART. Clearing the SYNC bit of the TXSTAx register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTAx register enables the EUSART. The RXx/DTx I/O pin must be configured as an input by setting the corresponding TRIS control bit. If the RXx/DTx pin is shared with an analog peripheral the analog I/O function must be disabled by clearing the corresponding ANSEL bit.

16.1.2.2 Receiving Data

The receiver data recovery circuit initiates character reception on the falling edge of the first bit. The first bit, also known as the Start bit, is always a zero. The data recovery circuit counts one-half bit time to the center of the Start bit and verifies that the bit is still a zero. If it is not a zero then the data recovery circuit aborts character reception, without generating an error, and resumes looking for the falling edge of the Start bit. If the Start bit zero verification succeeds then the data recovery circuit counts a full bit time to the center of the next bit. The bit is then sampled by a majority detect circuit and the resulting '0' or '1' is shifted into the RSR. This repeats until all data bits have been sampled and shifted into the RSR. One final bit time is measured and the level sampled. This is the Stop bit, which is always a '1'. If the data recovery circuit samples a '0' in the Stop bit position then a framing error is set for this character, otherwise the framing error is cleared for this character. See Section 16.1.2.5 "Receive Framing Error" for more information on framing errors.

Immediately after all data bits and the Stop bit have been received, the character in the RSR is transferred to the EUSART receive FIFO and the RCxIF interrupt flag bit of the PIR1/PIR3 register is set. The top character in the FIFO is transferred out of the FIFO by reading the RCREGx register.

Note:	If the receive FIFO is overrun, no additional characters will be received until the overrun condition is cleared. See Section 16.1.2.6
	"Receive Overrun Error" for more information on overrun errors.

16.1.2.3 Receive Data Polarity

The polarity of the receive data can be controlled with the DTRXP bit of the BAUDCONx register. The default state of this bit is '0' which selects high true receive idle and data bits. Setting the DTRXP bit to '1' will invert the receive data resulting in low true idle and data bits. The DTRXP bit controls receive data polarity only in Asynchronous mode. In Synchronous mode the DTRXP bit has a different function.

16.1.2.4 Receive Interrupts

The RCxIF interrupt flag bit of the PIR1/PIR3 register is set whenever the EUSART receiver is enabled and there is an unread character in the receive FIFO. The RCxIF interrupt flag bit is read-only, it cannot be set or cleared by software.

RCxIF interrupts are enabled by setting the following bits:

- RCxIE interrupt enable bit of the PIE1/PIE3 register
- PEIE/GIEL peripheral interrupt enable bit of the INTCON register
- GIE/GIEH global interrupt enable bit of the INTCON register

The RCxIF interrupt flag bit will be set when there is an unread character in the FIFO, regardless of the state of interrupt enable bits.

16.1.2.5 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error Status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RCSTAx register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RCREG.x

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RCSTAx register which resets the EUSART. Clearing the CREN bit of the RCSTAx register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

Note:	If all receive characters in the receive
	FIFO have framing errors, repeated reads
	of the RCREGx will not clear the FERR bit.

16.1.2.6 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RCSTAx register is set. The characters already in the FIFO buffer can be read but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RCSTAx register or by resetting the EUSART by clearing the SPEN bit of the RCSTAx register.

16.1.2.7 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTAx register is set, the EUSART will shift 9 bits into the RSR for each character received. The RX9D bit of the RCSTAx register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the 8 Least Significant bits from the RCREGx.

16.1.2.8 Address Detection

A special Address Detection mode is available for use when multiple receivers share the same transmission line, such as in RS-485 systems. Address detection is enabled by setting the ADDEN bit of the RCSTAx register.

Address detection requires 9-bit character reception. When address detection is enabled, only characters with the ninth data bit set will be transferred to the receive FIFO buffer, thereby setting the RCxIF interrupt bit. All other characters will be ignored.

Upon receiving an address character, user software determines if the address matches its own. Upon address match, user software must disable address detection by clearing the ADDEN bit before the next Stop bit occurs. When user software detects the end of the message, determined by the message protocol used, software places the receiver back into the Address Detection mode by setting the ADDEN bit.

16.1.2.9 Asynchronous Reception Set-up:

- Initialize the SPBRGHx:SPBRGx register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 16.3 "EUSART Baud Rate Generator (BRG)").
- 2. Set the RXx/DTx and TXx/CKx TRIS controls to '1'.
- 3. Enable the serial port by setting the SPEN bit and the RXx/DTx pin TRIS bit. The SYNC bit must be clear for asynchronous operation.
- 4. If interrupts are desired, set the RCxIE interrupt enable bit and set the GIE/GIEH and PEIE/GIEL bits of the INTCON register.
- 5. If 9-bit reception is desired, set the RX9 bit.
- 6. Set the DTRXP if inverted receive polarity is desired.
- 7. Enable reception by setting the CREN bit.
- 8. The RCxIF interrupt flag bit will be set when a character is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCxIE interrupt enable bit was also set.
- 9. Read the RCSTAx register to get the error flags and, if 9-bit data reception is enabled, the ninth data bit.
- 10. Get the received 8 Least Significant data bits from the receive buffer by reading the RCREGx register.
- 11. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.

16.1.2.10 9-bit Address Detection Mode Set-up

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- Initialize the SPBRGHx, SPBRGx register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 16.3 "EUSART Baud Rate Generator (BRG)").
- 2. Set the RXx/DTx and TXx/CKx TRIS controls to '1'.
- Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- 4. If interrupts are desired, set the RCxIE interrupt enable bit and set the GIE/GIEH and PEIE/GIEL bits of the INTCON register.
- 5. Enable 9-bit reception by setting the RX9 bit.
- 6. Enable address detection by setting the ADDEN bit.
- 7. Set the DTRXP if inverted receive polarity is desired.
- 8. Enable reception by setting the CREN bit.
- The RCxIF interrupt flag bit will be set when a character with the ninth bit set is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCxIE interrupt enable bit was also set.
- 10. Read the RCSTAx register to get the error flags. The ninth data bit will always be set.
- 11. Get the received 8 Least Significant data bits from the receive buffer by reading the RCREGx register. Software determines if this is the device's address.
- 12. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.
- 13. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and generate interrupts.




FIGURE 16-5: ASYNCHRONOUS RECEPTION

TABLE 16-2: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON1	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	_	WUE	ABDEN	274
BAUDCON2	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	-	WUE	ABDEN	274
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
IPR1	—	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	127
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	CTMUIP	TMR5GIP	TMR3GIP	TMR1GIP	129
PIE1	—	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	123
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE	125
PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	118
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF	120
PMD0	UART2MD UART1MD TMR6MD TMR5MD TMR4MD TMR3MD TMR2MD TMR1MD					56			
RCREG1			EU	SART1 Re	ceive Regis	ter			_
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
RCREG2			EU	SART2 Re	ceive Regis	ter			_
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
SPBRG1			EUSART1	Baud Rate	Generator,	Low Byte			_
SPBRGH1			EUSART1	Baud Rate	Generator,	High Byte			_
SPBRG2			EUSART2	Baud Rate	Generator,	Low Byte			_
SPBRGH2			EUSART2	Baud Rate	Generator,	High Byte			_
TRISB ⁽²⁾	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	154
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	154
TRISD ⁽¹⁾	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	154
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272
TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for asynchronous reception.

Note 1: PIC18(L)F4XK22 devices.

2: PIC18(L)F2XK22 devices.

16.2 Clock Accuracy with Asynchronous Operation

The factory calibrates the internal oscillator block output (HFINTOSC). However, the HFINTOSC frequency may drift as VDD or temperature changes, and this directly affects the asynchronous baud rate. Two methods may be used to adjust the baud rate clock, but both require a reference clock source of some kind. The first (preferred) method uses the OSCTUNE register to adjust the HFINTOSC output. Adjusting the value in the OSCTUNE register allows for fine resolution changes to the system clock source. See **Section 2.5** "Internal Clock Modes" for more information.

The other method adjusts the value in the Baud Rate Generator. This can be done automatically with the Auto-Baud Detect feature (see **Section 16.3.1 "Auto-Baud Detect**"). There may not be fine enough resolution when adjusting the Baud Rate Generator to compensate for a gradual change in the peripheral clock frequency.

REGISTER 16-1: TXSTAX: TRANSMIT STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R/W-0					
CSRC	TX9	TXEN ⁽¹⁾	SYNC	SENDB	BRGH	TRMT	TX9D					
bit 7				·			bit 0					
Legend:						(Q)						
R = Readable b		W = Writable bit		•	ented bit, read as							
-n = Value at PC	JR	'1' = Bit is set		'0' = Bit is clear	rea	x = Bit is unknow	wn					
bit 7	CSRC: Clock	Source Select bit										
	Asynchronous	mode:										
	Don't care											
	Synchronous r											
		node (clock genera ode (clock from ex		from BRG)								
bit 6												
		TX9: 9-bit Transmit Enable bit 1 = Selects 9-bit transmission										
	0 = Selects 8	B-bit transmission										
bit 5	TXEN: Transm	nit Enable bit ⁽¹⁾										
	1 = Transmit enabled											
	0 = Transmit	disabled										
bit 4	SYNC: EUSART Mode Select bit											
	1 = Synchronous mode 0 = Asynchronous mode											
1 11 0			•••									
bit 3		Break Character	DIT									
	<u>Asynchronous mode</u> : 1 = Send Sync Break on next transmission (cleared by hardware upon completion)											
	0 = Sync Break transmission completed											
	Synchronous r	mode:										
	Don't care											
bit 2	BRGH: High B	Baud Rate Select b	it									
	Asynchronous											
	1 = High spee											
	•	0 = Low speed Synchronous mode:										
	Unused in this											
bit 1		nit Shift Register S	atus bit									
	1 = TSR emp	•										
	0 = TSR full											
bit 0	TX9D: Ninth b	it of Transmit Data										
		ss/data bit or a par	ity bit.									

RW-0 RW-0 RW-0 RW-0 R-0 R-0 R-4 SPEN RX9 SREN CREN ADDEN FERR OERR R39D bit 7 bit 7 bit 0 bit 0 Eren DERR R39D Lagend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'														
bit 7 bit 8 bit 9	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x						
Legend: R = Readable bit W = Wittable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 SPEN: Serial Port Enable bit 1 = Serial port disabled (left in Reset) bit 6 RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Serial port disabled (left in Reset) bit 5 SREN: Single Receive Enable bit Asynchronous mode: Don't care Synchronous mode = Master: 1 = Enables single receive 0 = Disables single receive This bit is cleared after reception is complete. Synchronous mode = Slave Don't care Synchronous mode = Slave Don't care Synchronous mode = Slave Don't care Synchronous mode = Slave Don't care Synchronous mode: 1 = Enables continuous Receive Enable bit Asynchronous mode: 1 = Enables continuous receive bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care bit 2 FERR: Framing Error bit 1 = Franking error (can be updated by reading RCREGx register and receive next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No framing error bit 0 RX9D: Ninth bit of Received Data	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D						
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 SPEN: Serial Port Enable bit 1 = Serial port disabled (configures RXx/DTx and TXx/CKx pins as serial port pins) 0 = Serial port disabled (held in Reset) bit 6 RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 9-bit reception bit 5 SREN: Single Receive Enable bit Asynchronous mode: - Don't care Synchronous mode: - - - Don't care Synchronous mode: - - - - Bit 4 CREN: Continuous receive until enable bit Asynchronous mode: - - - - - - - - </td <td>bit 7</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>bit 0</td>	bit 7							bit 0						
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 SPEN: Serial Port Enable bit 1 = Serial port disabled (configures RXx/DTx and TXx/CKx pins as serial port pins) 0 = Serial port disabled (held in Reset) bit 6 RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 9-bit reception bit 5 SREN: Single Receive Enable bit Asynchronous mode: - Don't care Synchronous mode: - - - Don't care Synchronous mode: - - - - Bit 4 CREN: Continuous receive until enable bit Asynchronous mode: - - - - - - - - </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>														
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 SPEN: Serial Port Enable bit 1 = Serial port enabled (configures RXx/DTx and TXx/CKx pins as serial port pins) 0 = Serial port disabled (held in Reset) bit 6 RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 9-bit reception 0 = Selects 8-bit reception 0 = Selects 8-bit reception bit 5 SREN: Single Receive Enable bit Asynchronous mode: Don't care Synchronous mode - Master: 1 = Enables single receive 1 = Enables single receive 0 = Disables single receive Don't care Don't care Don't care Don't care Don't care Don't care Don't care Synchronous mode: 1 = Enables receiver 0 = Disables receiver 0 = Disables receiver 0 = Disables receiver 0 = Disables receiver 0 = Disables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables address detection, enable interrupt and load the receive buffer when RSR<8> is set bit 3 ADDEN: Address Detectot Enable bit Asynchronous mode 8	-													
bit 7 SPEN: Serial Port Enable bit 1 = Serial port disabled (held in Reset) 0 = Serial port disabled (held in Reset) bit 6 RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Serial port disabled (held in Reset) bit 5 SREN: Single Receive Enable bit Asynchronous mode: Don't care Synchronous mode: 0 = Disables single receive 0 = Disables single receive This bit is cleared after reception is complete. Synchronous mode: 1 = Enables single receive This bit is cleared after reception is complete. Synchronous mode: 1 = Enables receiver Don't care Disables receiver 0 = Disables receiver 0 = Disables continuous receive until enable bit CREN is cleared (CREN ove					-									
 i = Serial port enabled (configures RXx/DTx and TXx/CKx pins as serial port pins) i = Serial port disabled (held in Reset) i = Selects 9-bit reception i = Enables single receive i = Disables single receive i = Disables single receive i = Disables single receive Don't care Synchronous mode: i = Enables receiver i = Disables receiver i = Disables receiver i = Disables continuous receive until enable bit CREN is cleared (CREN overrides SREN) i = Disables continuous receive until enable bit CREN is cleared (CREN overrides SREN) i = Disables address detection, enable interrupt and load the receive buffer when RSR<8> is set i = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care bit 2 FERR: Framing Error bit i = Framing error (can be updated by reading RCREGx register and receive next valid byte) i = No framing error i = No erraning Error bit i = Overrun error i No koverrun error i = No eve	-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	IOWN						
 bit 6 R9: 9-bit Receive Enable bit Selects 9-bit reception Selects 8-bit reception Don't care Don't care Don't care Don't care Don't care	bit 7	SPEN: Seria	I Port Enable bi	it										
1 = Selects 9-bit reception 0 = Selects 8-bit reception bit 5 SREN: Single Receive Enable bit Asynchronous mode: Don't care Synchronous mode Master: 1 = Enables single receive 0 = Disables single receive This bit is cleared after reception is complete. Synchronous mode Slave Don't care Synchronous mode: 1 = Enables receiver 0 = Disables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, all bytes are rec					DTx and TXx/C	Kx pins as seria	al port pins)							
 bit 5 SREN: Single Receive Enable bit Asynchronous mode: Don't care Synchronous mode – Master: = Enables single receive Disables single receive = Disables single receive Don't care bit 4 CREN: Continuous Receive Enable bit Asynchronous mode – Slave Don't care Don't care bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: = Enables receiver Disables receiver Disables receiver Disables receiver Disables receiver Disables receiver Disables continuous receive until enable bit CREN is cleared (CREN overrides SREN) Disables continuous receive until enable bit CREN is cleared (CREN overrides SREN)	bit 6	RX9: 9-bit Re	eceive Enable b	bit										
bit 5 SREN: Single Receive Enable bit Asynchronous mode: Don't care Synchronous mode - Master: 1 = Enables single receive 1 = Enables single receive 0 = Disables single receive Don't care Synchronous mode - Slave Don't care Synchronous mode - Slave Don't care Don't care bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 1 = Enables receiver 0 = Disables receiver 0 = Disables receiver Synchronous mode: 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables receiver 0 = Disables continuous receive Disables receive and ninth bit can be used as parity bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care Don't care bit 2 FERE: Framing Error bit 1 = Framing error (can be updated by reading RCREGx register and receive next valid byte) 0 = No framing error bit 1 OVERR: Overrun Error bit 1 = Over			•											
Asynchronous mode: Don't care Synchronous mode – Master: 1 = Enables single receive 0 = Disables single receive This bit is cleared after reception is complete. Synchronous mode – Slave Don't care Don't care Don't care bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver Synchronous mode: 1 = Enables receiver Synchronous mode: 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode = 1): 1 = Enables continuous receive 1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREGx register and receive next valid byte) 0 = No framing error bit 1 ORER: Overrun Error bit 1 = Overrun Error bit 1 = Foruming error 1 = Overrun Error bit <t< td=""><td>bit 5</td><td></td><td>•</td><td>ole bit</td><td></td><td></td><td></td><td></td></t<>	bit 5		•	ole bit										
Synchronous mode – Master: 1 = Enables single receive 0 = Disables single receive This bit is cleared after reception is complete. Synchronous mode – Slave Don't care bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver Synchronous mode: 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREGx register and receive next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error Eleared by clearing bit CREN) 0 = No overrun error No overrun error bit 0 RX9D: Ninth bit of Received Data		-												
i = Enables single receive 0 = Disables single receive This bit is cleared after reception is complete. Synchronous mode – Slave Don't care bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver 0 = Disables receiver 0 = Disables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREGx register and receive next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error bit 0 RX9D: Ninth bit of Received Data		•												
 bit 2 FERR: Framing Error bit asynchronous mode - 0): Don't care bit 2 CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver Synchronous mode: 1 = Enables receiver Synchronous mode: 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREGx register and receive next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error bit 0 RX9D: Ninth bit of Received Data 		<u>Synchronous</u>	-											
This bit is cleared after reception is complete. Synchronous mode – Slave Don't care bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver 9 0 = Disables receiver 9 0 = Disables receiver 9 0 = Disables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREGx register and receive next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error bit 0 RX9D: Ninth bit of Received Data														
Synchronous mode – Slave Don't care bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver Synchronous mode: 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive until enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREGx register and receive next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error			•											
bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver Synchronous mode: 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREGx register and receive next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error bit 0 RX9D: Ninth bit of Received Data														
bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver Synchronous mode: 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREGx register and receive next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error bit 0 RX9D: Ninth bit of Received Data		-												
Asynchronous mode: 1 = Enables receiver 0 = Disables receiver Synchronous mode: 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREGx register and receive next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error bit 0 RX9D: Ninth bit of Received Data	hit 4			Enable bit										
1 = Enables receiver 0 = Disables receiver Synchronous mode: 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREGx register and receive next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error bit 0 RX9D: Ninth bit of Received Data	DIL 4													
0 = Disables receiver Synchronous mode: 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREGx register and receive next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error bit 0 RX9D: Ninth bit of Received Data														
 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREGx register and receive next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error bit 0 RX9D: Ninth bit of Received Data 														
 bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set D isables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care bit 2 FERR: Framing Error bit Framing error (can be updated by reading RCREGx register and receive next valid byte) No framing error No framing error bit OCERR: Overrun Error bit Overrun error (can be cleared by clearing bit CREN) No overrun error Bit 0 RX9D: Ninth bit of Received Data ADDER: Overrun Error bit Subjective Error Error Bit Subjective Error Error Bit Subjective Error Bit														
Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREGx register and receive next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error bit 0 RX9D: Ninth bit of Received Data														
 1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care bit 2 FERR: Framing Error bit Framing error (can be updated by reading RCREGx register and receive next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error bit 0 RX9D: Ninth bit of Received Data 	bit 3	ADDEN: Add	dress Detect Er	able bit										
 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREGx register and receive next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error bit 0 RX9D: Ninth bit of Received Data 														
Asynchronous mode 8-bit (RX9 = 0): Don't care bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREGx register and receive next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error bit 0 RX9D: Ninth bit of Received Data		1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set												
bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREGx register and receive next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error bit 0 RX9D: Ninth bit of Received Data														
1 = Framing error (can be updated by reading RCREGx register and receive next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error bit 0 RX9D: Ninth bit of Received Data				,										
1 = Framing error (can be updated by reading RCREGx register and receive next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error bit 0 RX9D: Ninth bit of Received Data	bit 2	FERR: Fram	ing Error bit											
0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error bit 0 RX9D: Ninth bit of Received Data			-	pdated by rea	ading RCREGx	register and re	eceive next valio	l byte)						
 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error bit 0 RX9D: Ninth bit of Received Data 				. ,	0	0								
0 = No overrun errorbit 0 RX9D: Ninth bit of Received Data	bit 1	-												
				leared by clea	aring bit CREN)								
	bit 0	RX9D: Ninth	bit of Received	l Data										
		This can be a	address/data bi	t or a parity bi	t and must be o	calculated by us	ser firmware.							

REGISTER 16-2: RCSTAX: RECEIVE STATUS AND CONTROL REGISTER

R/W-0	R-1	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0					
ABDOVF	RCIDL	DTRXP	CKTXP	BRG16		WUE	ABDEN					
bit 7							bit C					
Legend: R = Readable	hit	W = Writable b	.it	II = I Inimplen	nented bit, read a	ae 'O'						
-n = Value at P		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr						
	OR	I - DILIS SEL			areu		IOWIT					
bit 7	ABDOVF: Aut	o-Baud Detect (Overflow bit									
	ABDOVF: Auto-Baud Detect Overflow bit Asynchronous mode:											
		timer overflowe										
		timer did not ov	verflow									
	Synchronous Don't care	mode:										
bit 6		ve Idle Flag bit										
	Asynchronous	-										
	1 = Receiver is Idle											
		as been detected	d and the rece	eiver is active								
	Synchronous Don't care	<u>mode</u> :										
bit 5		Receive Polarity	/ Select bit									
		Asynchronous mode:										
	1 = Receive d	ata (RXx) is inve	erted (active-lo	ow)								
		ata (RXx) is not	inverted (activ	/e-high)								
	<u>Synchronous mode</u> : 1 = Data (DTx) is inverted (active-low)											
	0 = Data (DTx) is not inverted (active-high)											
bit 4	CKTXP: Clock/Transmit Polarity Select bit											
	Asynchronous mode:											
	1 = Idle state for transmit (TXx) is low											
	 Idle state for transmit (TXx) is high Synchronous mode: 											
	1 = Data changes on the falling edge of the clock and is sampled on the rising edge of the clock											
	0 = Data changes on the rising edge of the clock and is sampled on the falling edge of the clock											
bit 3	BRG16: 16-bi	t Baud Rate Ger	nerator bit									
	 1 = 16-bit Baud Rate Generator is used (SPBRGHx:SPBRGx) 0 = 8-bit Baud Rate Generator is used (SPBRGx) 											
bit 2		ed: Read as '0'	or is used (SP	BRGX)								
bit 1	WUE: Wake-u											
	Asynchronous	•										
	-	1 = Receiver is waiting for a falling edge. No character will be received but RCxIF will be set on the falling										
		IE will automatio		he rising edge.								
	0 = Receiver i Synchronous i	0 = Receiver is operating normally										
	Don't care	<u>nioue</u> .										
bit 0		-Baud Detect Er	able bit									
	Asynchronous											
	-		s enabled (cle	ears when auto-	baud is complete	e)						
		d Detect mode i	s disabled									
	Synchronous Don't care	<u>mode</u> :										
	Dunt Care											

REGISTER 16-3: BAUDCONX: BAUD RATE CONTROL REGISTER

16.3 EUSART Baud Rate Generator (BRG)

The Baud Rate Generator (BRG) is an 8-bit or 16-bit timer that is dedicated to the support of both the asynchronous and synchronous EUSART operation. By default, the BRG operates in 8-bit mode. Setting the BRG16 bit of the BAUDCONx register selects 16-bit mode.

The SPBRGHx:SPBRGx register pair determines the period of the free running baud rate timer. In Asynchronous mode the multiplier of the baud rate period is determined by both the BRGH bit of the TXSTAx register and the BRG16 bit of the BAUDCONx register. In Synchronous mode, the BRGH bit is ignored.

Table contains the formulas for determining the baud rate. Example 16-1 provides a sample calculation for determining the baud rate and baud rate error.

Typical baud rates and error values for various Asynchronous modes have been computed for your convenience and are shown in Table 16-5. It may be advantageous to use the high baud rate (BRGH = 1), or the 16-bit BRG (BRG16 = 1) to reduce the baud rate error. The 16-bit BRG mode is used to achieve slow baud rates for fast oscillator frequencies.

Writing a new value to the SPBRGHx, SPBRGx register pair causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

If the system clock is changed during an active receive operation, a receive error or data loss may result. To avoid this problem, check the status of the RCIDL bit to make sure that the receive operation is Idle before changing the system clock.

EXAMPLE 16-1: CALCULATING BAUD RATE ERROR

For a device with Fosc of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG:
Desired Baud Rate = $\frac{FOSC}{64([SPBRGHx:SPBRGx] + 1)}$
Solving for SPBRGHx:SPBRGx:
$X = \frac{FOSC}{\frac{Desired Baud Rate}{64} - 1}$
$=\frac{\frac{16000000}{9600}}{64}-1$
= [25.042] = 25
Calculated Baud Rate = $\frac{16000000}{64(25+1)}$
= 9615
Error = $\frac{Calc. Baud Rate - Desired Baud Rate}{Desired Baud Rate}$
$= \frac{(9615 - 9600)}{9600} = 0.16\%$

C	onfiguration Bit	ts		Baud Rate Formula		
SYNC	BRG16	BRGH	BRG/EUSART Mode	Baud Kale Formula		
0	0	0	8-bit/Asynchronous	Fosc/[64 (n+1)]		
0	0	1	8-bit/Asynchronous			
0	1	0	16-bit/Asynchronous	Fosc/[16 (n+1)]		
0	1	1	16-bit/Asynchronous			
1	0	х	8-bit/Synchronous	Fosc/[4 (n+1)]		
1	1	x	16-bit/Synchronous			

TABLE 16-3:BAUD RATE FORMULAS

Legend: x = Don't care, n = value of SPBRGHx, SPBRGx register pair.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
BAUDCON1	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	_	WUE	ABDEN	274
BAUDCON2	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	_	WUE	ABDEN	274
PMD0	UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	56
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
SPBRG1			EUSART1	Baud Rate (Generator, Lo	w Byte			_
SPBRGH1			EUSART1	Baud Rate (Generator, Hi	gh Byte			_
SPBRG2			EUSART2	Baud Rate (Generator, Lo	w Byte			_
SPBRGH2			EUSART2	Baud Rate (Generator, Hi	gh Byte			_
PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	118
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF	120
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272
TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272

TABLE 16-4: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Legend: — = unimplemented, read as '0'. Shaded bits are not used by the BRG.

TABLE 16-5: BAUD RATES FOR ASYNCHRONOUS MODES

					S	YNC = 0, BRC	GH = 0, BRO	G16 = 0				
BAUD	Fosc = 64.000 MHz			Fosc = 18.432 MHz			Fosc = 16.000 MHz			Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRxG value (decimal)	Actual Rate	% Error	SPBRGx value (decimal)	Actual Rate	% Error	SPBRGx value (decimal)	Actual Rate	% Error	SPBRGx value (decimal)
300	—	_	_		_	_		_	_	_	—	_
1200	_	—	—	1200	0.00	239	1202	0.16	207	1200	0.00	143
2400	—	_	—	2400	0.00	119	2404	0.16	103	2400	0.00	71
9600	9615	0.16	103	9600	0.00	29	9615	0.16	25	9600	0.00	17
10417	10417	0.00	95	10286	-1.26	27	10417	0.00	23	10165	-2.42	16
19.2k	19.23k	0.16	51	19.20k	0.00	14	19.23k	0.16	12	19.20k	0.00	8
57.6k	58.82k	2.12	16	57.60k	0.00	7	—	—	—	57.60k	0.00	2
115.2k	111.11k	-3.55	8	—	_	_	—	_	_	_	_	_

	SYNC = 0, BRGH = 0, BRG16 = 0											
BAUD	Fosc = 8.000 MHz			Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRGx value (decimal)	Actual Rate	% Error	SPBRGx value (decimal)	Actual Rate	% Error	SPBRGx value (decimal)	Actual Rate	% Error	SPBRGx value (decimal)
300	—	_	_	300	0.16	207	300	0.00	191	300	0.16	51
1200	1202	0.16	103	1202	0.16	51	1200	0.00	47	1202	0.16	12
2400	2404	0.16	51	2404	0.16	25	2400	0.00	23	_	_	_
9600	9615	0.16	12	_	_	_	9600	0.00	5	_	_	_
10417	10417	0.00	11	10417	0.00	5	_	_	_	_	_	_
19.2k	_	_	_	_	_	_	19.20k	0.00	2	_	_	_
57.6k	—	—	—	—	—	—	57.60k	0.00	0	—	—	_
115.2k	_	-	_	—	—	—	_	_	_	_	_	—

					S	YNC = 0, BRO	GH = 1, BRC	G16 = 0				
BAUD	Fosc = 64.000 MHz			Fosc = 18.432 MHz			Fosc = 16.000 MHz			Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRGx value (decimal)	Actual Rate	% Error	SPBRGx value (decimal)	Actual Rate	% Error	SPBRGx value (decimal)	Actual Rate	% Error	SPBRGx value (decimal)
300	—	_	—	_	_	_	_	—	_		_	_
1200	-	_	_	_	_	_	—	_	_	_	_	_
2400	-	_	_	_	_	_	_	_	_	—	_	_
9600	_	_	_	9600	0.00	119	9615	0.16	103	9600	0.00	71
10417	_	_	_	10378	-0.37	110	10417	0.00	95	10473	0.53	65
19.2k	19.23k	0.16	207	19.20k	0.00	59	19.23k	0.16	51	19.20k	0.00	35
57.6k	57.97k	0.64	68	57.60k	0.00	19	58.82k	2.12	16	57.60k	0.00	11
115.2k	114.29k	-0.79	34	115.2k	0.00	9	111.1k	-3.55	8	115.2k	0.00	5

TABLE 16-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

					S	YNC = 0, BRC	GH = 1, BRO	316 = 0				
BAUD	Fosc = 8.000 MHz			Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRGx value (decimal)	Actual Rate	% Error	SPBRGx value (decimal)	Actual Rate	% Error	SxBRGx value (decimal)	Actual Rate	% Error	SPBRGx value (decimal)
300	—	—	—	_	_	_		—	_	300	0.16	207
1200	_	_	_	1202	0.16	207	1200	0.00	191	1202	0.16	51
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	—	_	_
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5
19.2k	19231	0.16	25	19.23k	0.16	12	19.2k	0.00	11	—	_	_
57.6k	55556	-3.55	8	—	—	_	57.60k	0.00	3	—	_	_
115.2k	_	_	_	—	_	_	115.2k	0.00	1	—	_	_

					S	YNC = 0, BRG	GH = 0, BRC	G16 = 1				
BAUD	Fosc = 64.000 MHz			Fosc = 18.432 MHz			Fosc = 16.000 MHz			Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRGHx: SPBRGx (decimal)	Actual Rate	% Error	SPBRGHx: SPBRGx (decimal)	Actual Rate	% Error	SPBRGHx :SPBRGx (decimal)	Actual Rate	% Error	SPBRGHx: SPBRGx (decimal)
300	300.0	0.00	13332	300.0	0.00	3839	300.03	0.01	3332	300.0	0.00	2303
1200	1200.1	0.01	3332	1200	0.00	959	1200.5	0.04	832	1200	0.00	575
2400	2399	-0.02	1666	2400	0.00	479	2398	-0.08	416	2400	0.00	287
9600	9592	-0.08	416	9600	0.00	119	9615	0.16	103	9600	0.00	71
10417	10417	0.00	383	10378	-0.37	110	10417	0.00	95	10473	0.53	65
19.2k	19.23k	0.16	207	19.20k	0.00	59	19.23k	0.16	51	19.20k	0.00	35
57.6k	57.97k	0.64	68	57.60k	0.00	19	58.82k	2.12	16	57.60k	0.00	11
115.2k	114.29k	-0.79	34	115.2k	0.00	9	111.11k	-3.55	8	115.2k	0.00	5

	SYNC = 0, BRGH = 0, BRG16 = 1											
BAUD	Fosc = 8.000 MHz			Fosc = 4.000 MHz			Fos	c = 3.686	4 MHz	Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRGHx: SPBRGx (decimal)	Actual Rate	% Error	SPBRGHx: SPBRGx (decimal)	Actual Rate	% Error	SPBRGHx :SPBRGx (decimal)	Actual Rate	% Error	SPBRGHx: SPBRGx (decimal)
300	299.9	-0.02	1666	300.1	0.04	832	300.0	0.00	767	300.5	0.16	207
1200	1199	-0.08	416	1202	0.16	207	1200	0.00	191	1202	0.16	51
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	_	_	_
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5
19.2k	19.23k	0.16	25	19.23k	0.16	12	19.20k	0.00	11	_	_	_
57.6k	55556	-3.55	8	—	_	_	57.60k	0.00	3	_	_	_
115.2k	_	_	_	—	_	_	115.2k	0.00	1	_	_	_

				SYNC	C = 0, BR	GH = 1, BRG1	6 = 1 or SY	/NC = 1, I	BRG16 = 1			
BAUD	Fosc = 64.000 MHz			Fosc = 18.432 MHz			Fosc = 16.000 MHz			Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRGHx: SPBRGx (decimal)	Actual Rate	% Error	SPBRGHx: SPBRGx (decimal)	Actual Rate	% Error	SPBRGHx :SPBRGx (decimal)	Actual Rate	% Error	SPBRGHx: SPBRGx (decimal)
300	300	0.00	53332	300.0	0.00	15359	300.0	0.00	13332	300.0	0.00	9215
1200	1200	0.00	13332	1200	0.00	3839	1200.1	0.01	3332	1200	0.00	2303
2400	2400	0.00	6666	2400	0.00	1919	2399.5	-0.02	1666	2400	0.00	1151
9600	9598.1	-0.02	1666	9600	0.00	479	9592	-0.08	416	9600	0.00	287
10417	10417	0.00	1535	10425	0.08	441	10417	0.00	383	10433	0.16	264
19.2k	19.21k	0.04	832	19.20k	0.00	239	19.23k	0.16	207	19.20k	0.00	143
57.6k	57.55k	-0.08	277	57.60k	0.00	79	57.97k	0.64	68	57.60k	0.00	47
115.2k	115.11k	-0.08	138	115.2k	0.00	39	114.29k	-0.79	34	115.2k	0.00	23

	SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1											
BAUD	Fosc = 8.000 MHz			Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRGHx: SPBRGx (decimal)	Actual Rate	% Error	SPBRGHx: SPBRGx (decimal)	Actual Rate	% Error	SPBRGHx :SPBRGx (decimal)	Actual Rate	% Error	SPBRGHx: SPBRGx (decimal)
300	300.0	0.00	6666	300.0	0.01	3332	300.0	0.00	3071	300.1	0.04	832
1200	1200	-0.02	1666	1200	0.04	832	1200	0.00	767	1202	0.16	207
2400	2401	0.04	832	2398	0.08	416	2400	0.00	383	2404	0.16	103
9600	9615	0.16	207	9615	0.16	103	9600	0.00	95	9615	0.16	25
10417	10417	0.00	191	10417	0.00	95	10473	0.53	87	10417	0.00	23
19.2k	19.23k	0.16	103	19.23k	0.16	51	19.20k	0.00	47	19.23k	0.16	12
57.6k	57.14k	-0.79	34	58.82k	2.12	16	57.60k	0.00	15	_	_	_
115.2k	117.6k	2.12	16	111.1k	-3.55	8	115.2k	0.00	7	—	—	—

16.3.1 AUTO-BAUD DETECT

The EUSART module supports automatic detection and calibration of the baud rate.

In the Auto-Baud Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RXx signal, the RXx signal is timing the BRG. The Baud Rate Generator is used to time the period of a received 55h (ASCII "U") which is the Sync character for the LIN bus. The unique feature of this character is that it has five rising edges including the Stop bit edge.

Setting the ABDEN bit of the BAUDCONx register starts the auto-baud calibration sequence (Figure 16.3.2). While the ABD sequence takes place, the EUSART state machine is held in Idle. On the first rising edge of the receive line, after the Start bit, the SPBRGx begins counting up using the BRG counter clock as shown in Table 16-6. The fifth rising edge will occur on the RXx/DTx pin at the end of the eighth bit period. At that time, an accumulated value totaling the proper BRG period is left in the SPBRGHx:SPBRGx register pair, the ABDEN bit is automatically cleared, and the RCxIF interrupt flag is set. A read operation on the RCREGx needs to be performed to clear the RCxIF interrupt. RCREGx content should be discarded. When calibrating for modes that do not use the SPBRGHx register the user can verify that the SPBRGx register did not overflow by checking for 00h in the SPBRGHx register.

The BRG auto-baud clock is determined by the BRG16 and BRGH bits as shown in Table 16-6. During ABD, both the SPBRGHx and SPBRGx registers are used as a 16-bit counter, independent of the BRG16 bit setting. While calibrating the baud rate period, the SPBRGHx and SPBRGx registers are clocked at 1/8th the BRG base clock rate. The resulting byte measurement is the average bit time when clocked at full speed.

- Note 1: If the WUE bit is set with the ABDEN bit, auto-baud detection will occur on the byte <u>following</u> the Break character (see Section 16.3.3 "Auto-Wake-up on Break").
 - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible.
 - During the auto-baud process, the autobaud counter starts counting at 1. Upon completion of the auto-baud sequence, to achieve maximum accuracy, subtract 1 from the SPBRGHx:SPBRGx register pair.

TABLE 16-6: BRG COUNTER CLOCK RATES

BRG16	BRGH	BRG Base Clock	BRG ABD Clock
0	0	Fosc/64	Fosc/512
0	1	Fosc/16	Fosc/128
1	0	Fosc/16	Fosc/128
1	1	Fosc/4	Fosc/32

Note: During the ABD sequence, SPBRGx and SPBRGHx registers are both used as a 16-bit counter, independent of BRG16 setting.

FIGURE 16-6: AUTOMATIC BAUD RATE CALIBRATION

BRG Value	XXXXh	0000h		001Ch
RXx/DTx pin		Start	Edge #1Edge #2Edge #3Edge #4 bit 0bit 1bit 2bit 3bit 4bit 5bit 6bit 7	– Edge #5 Stop bit
BRG Clock				, Vouthouvoutoutoovou
	Set by User —	1		Auto Cleared
ABDEN bit]		
RCIDL				
RCxIF bit		, ,		
(Interrupt)				
Read		I I		;)
RCREGx		i i		· ·
SPBRGx		1	XXh	1Ch
SPBRGHx		•	XXh	00h
Note 1	I: The ABD sequ	ence requires the EUSA	NRT module to be configured in Asynchronous mode.	

16.3.2 AUTO-BAUD OVERFLOW

During the course of automatic baud detection, the ABDOVF bit of the BAUDCONx register will be set if the baud rate counter overflows before the fifth rising edge is detected on the RX pin. The ABDOVF bit indicates that the counter has exceeded the maximum count that can fit in the 16 bits of the SPBRGHx:SPBRGx register pair. After the ABDOVF has been set, the counter continues to count until the fifth rising edge is detected on the RXx/DTx pin. Upon detecting the fifth RXx/DTx edge, the hardware will set the RCxIF interrupt flag and clear the ABDEN bit of the BAUDCONx register. The RCxIF flag can be subsequently cleared by reading the RCREGx. The ABDOVF flag can be cleared by software directly.

To terminate the auto-baud process before the RCxIF flag is set, clear the ABDEN bit then clear the ABDOVF bit. The ABDOVF bit will remain set if the ABDEN bit is not cleared first.

16.3.3 AUTO-WAKE-UP ON BREAK

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper character reception cannot be performed. The Auto-Wake-up feature allows the controller to wake-up due to activity on the RXx/DTx line. This feature is available only in Asynchronous mode.

The Auto-Wake-up feature is enabled by setting the WUE bit of the BAUDCONx register. Once set, the normal receive sequence on RXx/DTx is disabled, and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RXx/DTx line. (This coincides with the start of a Sync Break or a wake-up signal character for the LIN protocol.)

The EUSART module generates an RCxIF interrupt coincident with the wake-up event. The interrupt is generated synchronously to the Q clocks in normal CPU operating modes (Figure 16-7), and asynchronously if the device is in Sleep mode (Figure 16-8). The interrupt condition is cleared by reading the RCREGx register.

The WUE bit is automatically cleared by the low-to-high transition on the RXx line at the end of the Break. This signals to the user that the Break event is over. At this point, the EUSART module is in Idle mode waiting to receive the next character.

16.3.3.1 Special Considerations

Break Character

To avoid character errors or character fragments during a wake-up event, the wake-up character must be all zeros.

When the wake-up is enabled the function works independent of the low time on the data stream. If the WUE bit is set and a valid non-zero character is received, the low time from the Start bit to the first rising edge will be interpreted as the wake-up event. The remaining bits in the character will be received as a fragmented character and subsequent characters can result in framing or overrun errors.

Therefore, the initial character in the transmission must be all '0's. This must be 10 or more bit times, 13-bit times recommended for LIN bus, or any number of bit times for standard RS-232 devices.

Oscillator Startup Time

Oscillator start-up time must be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS/PLL mode). The Sync Break (or wake-up signal) character must be of sufficient length, and be followed by a sufficient interval, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

WUE Bit

The wake-up event causes a receive interrupt by setting the RCxIF bit. The WUE bit is cleared by hardware by a rising edge on RXx/DTx. The interrupt condition is then cleared by software by reading the RCREGx register and discarding its contents.

To ensure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process before setting the WUE bit. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.





FIGURE 16-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP



16.3.4 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. A Break character consists of a Start bit, followed by 12 '0' bits and a Stop bit.

To send a Break character, set the SENDB and TXEN bits of the TXSTAx register. The Break character transmission is then initiated by a write to the TXREGx. The value of data written to TXREGx will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

The TRMT bit of the TXSTAx register indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 16-9 for the timing of the Break character sequence.

16.3.4.1 Break and Sync Transmit Sequence

The following sequence will start a message frame header made up of a Break, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to enable the Break sequence.
- 3. Load the TXREGx with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREGx to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware and the Sync character is then transmitted.

When the TXREGx becomes empty, as indicated by the TXxIF, the next data byte can be written to TXREGx.

16.3.5 RECEIVING A BREAK CHARACTER

The Enhanced EUSART module can receive a Break character in two ways.

The first method to detect a Break character uses the FERR bit of the RCSTAx register and the Received data as indicated by RCREGx. The Baud Rate Generator is assumed to have been initialized to the expected baud rate.

A Break character has been received when;

- · RCxIF bit is set
- · FERR bit is set
- RCREGx = 00h

The second method uses the Auto-Wake-up feature described in **Section 16.3.3** "**Auto-Wake-up on Break**". By enabling this feature, the EUSART will sample the next two transitions on RXx/DTx, cause an RCxIF interrupt, and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Detect feature. For both methods, the user can set the ABDEN bit of the BAUDCONx register before placing the EUSART in Sleep mode.




FIGURE 16-9: SEND BREAK CHARACTER SEQUENCE

16.4 EUSART Synchronous Mode

Synchronous serial communications are typically used in systems with a single master and one or more slaves. The master device contains the necessary circuitry for baud rate generation and supplies the clock for all devices in the system. Slave devices can take advantage of the master clock by eliminating the internal clock generation circuitry.

There are two signal lines in Synchronous mode: a bidirectional data line and a clock line. Slaves use the external clock supplied by the master to shift the serial data into and out of their respective receive and transmit shift registers. Since the data line is bidirectional, synchronous operation is half-duplex only. Half-duplex refers to the fact that master and slave devices can receive and transmit data but not both simultaneously. The EUSART can operate as either a master or slave device.

Start and Stop bits are not used in synchronous transmissions.

16.4.1 SYNCHRONOUS MASTER MODE

The following bits are used to configure the EUSART for Synchronous Master operation:

- SYNC = 1
- CSRC = 1
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTAx register configures the device for synchronous operation. Setting the CSRC bit of the TXSTAx register configures the device as a master. Clearing the SREN and CREN bits of the RCSTAx register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTAx register enables the EUSART. If the RXx/DTx or TXx/CKx pins are shared with an analog peripheral the analog I/O functions must be disabled by clearing the corresponding ANSEL bits.

The TRIS bits corresponding to the RXx/DTx and TXx/CKx pins should be set.

16.4.1.1 Master Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a master transmits the clock on the TXx/CKx line. The TXx/CKx pin output driver is automatically enabled when the EUSART is configured for synchronous transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One clock cycle is generated for each data bit. Only as many clock cycles are generated as there are data bits.

16.4.1.2 Clock Polarity

A clock polarity option is provided for Microwire compatibility. Clock polarity is selected with the CKTXP bit of the BAUDCONx register. Setting the CKTXP bit sets the clock Idle state as high. When the CKTXP bit is set, the data changes on the falling edge of each clock and is sampled on the rising edge of each clock. Clearing the CKTXP bit sets the Idle state as low. When the CKTXP bit is cleared, the data changes on the rising edge of each clock and is sampled on the falling edge of each clock.

16.4.1.3 Synchronous Master Transmission

Data is transferred out of the device on the RXx/DTx pin. The RXx/DTx and TXx/CKx pin output drivers are automatically enabled when the EUSART is configured for synchronous master transmit operation.

A transmission is initiated by writing a character to the TXREGx register. If the TSR still contains all or part of a previous character the new character data is held in the TXREGx until the last bit of the previous character has been transmitted. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREGx is immediately transferred to the TSR. The transmission of the character commences immediately following the transfer of the data to the TSR from the TXREGx.

Each data bit changes on the leading edge of the master clock and remains valid until the subsequent leading clock edge.

Note: The TSR register is not mapped in data memory, so it is not available to the user.

16.4.1.4 Data Polarity

The polarity of the transmit and receive data can be controlled with the DTRXP bit of the BAUDCONx register. The default state of this bit is '0' which selects high true transmit and receive data. Setting the DTRXP bit to '1' will invert the data resulting in low true transmit and receive data.

- 16.4.1.5 Synchronous Master Transmission Set-up:
- Initialize the SPBRGHx, SPBRGx register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 16.3 "EUSART Baud Rate Generator (BRG)").
- 2. Set the RXx/DTx and TXx/CKx TRIS controls to '1'.
- Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC. Set the TRIS bits corresponding to the RXx/DTx and TXx/CKx I/O pins.

- 4. Disable Receive mode by clearing bits SREN and CREN.
- 5. Enable Transmit mode by setting the TXEN bit.
- 6. If 9-bit transmission is desired, set the TX9 bit.
- 7. If interrupts are desired, set the TXxIE, GIE/ GIEH and PEIE/GIEL interrupt enable bits.
- 8. If 9-bit transmission is selected, the ninth bit should be loaded in the TX9D bit.
- 9. Start transmission by loading data to the TXREGx register.





FIGURE 16-11: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



TADLE 10-/	. KLOIS	IERS ASS	OCIATED	wiiii 31				1010100	
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON1	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	—	WUE	ABDEN	274
BAUDCON2	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	—	WUE	ABDEN	274
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
IPR1	—	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	127
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	CTMUIP	TMR5GIP	TMR3GIP	TMR1GIP	129
PIE1	—	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	123
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE	125
PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	118
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF	120
PMD0	UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	56
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
SPBRG1			EUSART1	Baud Rate	Generator, L	ow Byte			—
SPBRGH1			EUSART1	Baud Rate	Generator, H	ligh Byte			—
SPBRG2			EUSART2	Baud Rate	Generator, L	ow Byte			—
SPBRGH2			EUSART2	Baud Rate	Generator, H	ligh Byte			—
TRISB ⁽²⁾	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	154
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	154
TRISD ⁽¹⁾	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	154
TXREG1	EUSART1 Transmit Register								
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272
TXREG2			EU	SART2 Trar	nsmit Registe	er			_
TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272

TABLE 16-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for synchronous master transmission.

Note 1: PIC18(L)F4XK22 devices.

2: PIC18(L)F2XK22 devices.

16.4.1.6 Synchronous Master Reception

Data is received at the RXx/DTx pin. The RXx/DTx pin output driver must be disabled by setting the corresponding TRIS bits when the EUSART is configured for synchronous master receive operation.

In Synchronous mode, reception is enabled by setting either the Single Receive Enable bit (SREN of the RCSTAx register) or the Continuous Receive Enable bit (CREN of the RCSTAx register).

When SREN is set and CREN is clear, only as many clock cycles are generated as there are data bits in a single character. The SREN bit is automatically cleared at the completion of one character. When CREN is set, clocks are continuously generated until CREN is cleared. If CREN is cleared in the middle of a character the CK clock stops immediately and the partial character is discarded. If SREN and CREN are both set, then SREN is cleared at the completion of the first character and CREN takes precedence.

To initiate reception, set either SREN or CREN. Data is sampled at the RXx/DTx pin on the trailing edge of the TXx/CKx clock pin and is shifted into the Receive Shift Register (RSR). When a complete character is received into the RSR, the RCxIF bit is set and the character is automatically transferred to the two character receive FIFO. The Least Significant eight bits of the top character in the receive FIFO are available in RCREGx. The RCxIF bit remains set as long as there are un-read characters in the receive FIFO.

16.4.1.7 Slave Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a slave receives the clock on the TXx/CKx line. The TXx/CKx pin output driver must be disabled by setting the associated TRIS bit when the device is configured for synchronous slave transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One data bit is transferred for each clock cycle. Only as many clock cycles should be received as there are data bits.

16.4.1.8 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before RCREGx is read to access the FIFO. When this happens the OERR bit of the RCSTAx register is set. Previous data in the FIFO will not be overwritten. The two characters in the FIFO buffer can be read, however, no additional characters will be received until the error is cleared. The OERR bit can only be cleared by clearing the overrun condition. If the overrun error occurred when the SREN bit is set and CREN is clear then the error is cleared by reading RCREGx.

If the overrun occurred when the CREN bit is set then the error condition is cleared by either clearing the CREN bit of the RCSTAx register or by clearing the SPEN bit which resets the EUSART.

16.4.1.9 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTAx register is set the EUSART will shift 9-bits into the RSR for each character received. The RX9D bit of the RCSTAx register is the ninth, and Most Significant, data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the 8 Least Significant bits from the RCREGx.

16.4.1.10 Synchronous Master Reception Setup:

- 1. Initialize the SPBRGHx, SPBRGx register pair for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Set the RXx/DTx and TXx/CKx TRIS controls to '1'.
- Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC. Disable RXx/DTx and TXx/CKx output drivers by setting the corresponding TRIS bits.
- 4. Ensure bits CREN and SREN are clear.
- 5. If using interrupts, set the GIE/GIEH and PEIE/ GIEL bits of the INTCON register and set RCxIE.
- 6. If 9-bit reception is desired, set bit RX9.
- 7. Start reception by setting the SREN bit or for continuous reception, set the CREN bit.
- Interrupt flag bit RCxIF will be set when reception of a character is complete. An interrupt will be generated if the enable bit RCxIE was set.
- 9. Read the RCSTAx register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 10. Read the 8-bit received data by reading the RCREGx register.
- 11. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTAx register or by clearing the SPEN bit which resets the EUSART.

PIC18(L)F2X/4XK22

FIGURE 16-12:	SYNCHRONOUS RECEPTION (MASTER MODE, SREN)
RXx/DTx pin TXx/CKx pin (SCKP = 0)	
TXx/CKx pin	
SREN bit	
CREN bit	ʻ0'
RCxIF bit (Interrupt) ——— Read	
RCREGx	gram demonstrates Sync Master mode with bit SREN = 1 and bit BRGH = 0.
1	

TABLE 16-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON1	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	—	WUE	ABDEN	274
BAUDCON2	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	_	WUE	ABDEN	274
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
IPR1	_	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	127
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	CTMUIP	TMR5GIP	TMR3GIP	TMR1GIP	129
PIE1	_	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	123
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE	125
PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	118
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF	120
PMD0	UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	56
RCREG1	EUSART1 Receive Register								_
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
RCREG2	EUSART2 Receive Register								_
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
SPBRG1	EUSART1 Baud Rate Generator, Low Byte								_
SPBRGH1	EUSART1 Baud Rate Generator, High Byte								_
SPBRG2	EUSART2 Baud Rate Generator, Low Byte								_
SPBRGH2	EUSART2 Baud Rate Generator, High Byte								_
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272
TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for synchronous master reception.

16.4.2 SYNCHRONOUS SLAVE MODE

The following bits are used to configure the EUSART for Synchronous slave operation:

- SYNC = 1
- CSRC = 0
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTAx register configures the device for synchronous operation. Clearing the CSRC bit of the TXSTAx register configures the device as a slave. Clearing the SREN and CREN bits of the RCSTAx register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTAx register enables the EUSART. If the RXx/DTx or TXx/CKx pins are shared with an analog peripheral the analog I/O functions must be disabled by clearing the corresponding ANSEL bits.

RXx/DTx and TXx/CKx pin output drivers must be disabled by setting the corresponding TRIS bits.

16.4.2.1 EUSART Synchronous Slave Transmit

The operation of the Synchronous Master and Slave modes are identical (see Section 16.4.1.3 "Synchronous Master Transmission"), except in the case of the Sleep mode. If two words are written to the TXREGx and then the SLEEP instruction is executed, the following will occur:

- 1. The first character will immediately transfer to the TSR register and transmit.
- 2. The second word will remain in TXREGx register.
- 3. The TXxIF bit will not be set.
- After the first character has been shifted out of TSR, the TXREGx register will transfer the second character to the TSR and the TXxIF bit will now be set.
- 5. If the PEIE/GIEL and TXxIE bits are set, the interrupt will wake the device from Sleep and execute the next instruction. If the GIE/GIEH bit is also set, the program will call the Interrupt Service Routine.
- 16.4.2.2 Synchronous Slave Transmission Set-up:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Set the RXx/DTx and TXx/CKx TRIS controls to '1'.
- 3. Clear the CREN and SREN bits.
- 4. If using interrupts, ensure that the GIE/GIEH and PEIE/GIEL bits of the INTCON register are set and set the TXxIE bit.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. Enable transmission by setting the TXEN bit.
- 7. If 9-bit transmission is selected, insert the Most Significant bit into the TX9D bit.
- 8. Start transmission by writing the Least Significant 8 bits to the TXREGx register.

TABLE 16-9. REGISTERS ASSOCIATED WITH STICHRONOUS SLAVE TRANSMISSION								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	_	WUE	ABDEN	274
ABDOVF	RCIDL	DTRXP	CKTXP	BRG16		WUE	ABDEN	274
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
_	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	127
SSP2IP	BCL2IP	RC2IP	TX2IP	CTMUIP	TMR5GIP	TMR3GIP	TMR1GIP	129
_	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	123
SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE	125
_	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	118
SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF	120
UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	56
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
EUSART1 Baud Rate Generator, Low Byte							_	
EUSART1 Baud Rate Generator, High Byte							—	
EUSART2 Baud Rate Generator, Low Byte						—		
		EUSART2	Baud Rate	Generator,	High Byte			_
TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	154
TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	154
TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	154
EUSART1 Transmit Register						_		
CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272
		EU	SART2 Tra	nsmit Regis	ter			_
CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272
	Bit 7 ABDOVF ABDOVF GIE/GIEH SSP2IP SSP2IP SSP2IF SSP2IF UART2MD SPEN SPEN SPEN SPEN TRISB7 TRISB7 TRISB7 TRISD7	Bit 7Bit 6ABDOVFRCIDLABDOVFRCIDLABDOVFRCIDLGIE/GIEHPEIE/GIEL-ADIPSSP2IPBCL2IP-ADIESSP2IPBCL2IE-ADIFSSP2IEBCL2IEUART2MDUART1MDSPENRX9SPENRX9SPENRX9TRISB7TRISB6TRISC7TRISC6TRISD7TRISD6CSRCTX9	Bit 7Bit 6Bit 5ABDOVFRCIDLDTRXPABDOVFRCIDLDTRXPGIE/GIEHPEIE/GIELTMR0IEGIE/GIEHPEIE/GIELRC1IPSSP2IPBCL2IPRC2IP-ADIERC1IESSP2IEBCL2IERC2IE-ADIFRC1IFSSP2IEBCL2IERC2IE-ADIFRC1IFSSP2IEBCL2IERC2IFUART2MDUART1MDTMR6MDSPENRX9SRENSPENRX9SRENSPENRX9SRENTRISP7TRISB6TRISB7TRISB7TRISB6TRISB5TRISC7TRISB6TRISD5TRISD7TRISD6TRISD5TRISD7TXSEUCSRCTX9TXEN	Bit 7Bit 6Bit 5Bit 4ABDOVFRCIDLDTRXPCKTXPABDOVFRCIDLDTRXPCKTXPGIE/GIEHPEIE/GIELTMR0IEINT0IE-ADIPRC1IPTX1IPSSP2IPBCL2IPRC2IPTX2IP-ADIERC1IETX1IESSP2IEBCL2IERC2IETX2IE-ADIERC1IFTX1IFSSP2IEBCL2IFRC2IFTX2IFUART2MDUART1MDTMR6MDTMR5MDSPENRX9SRENCRENSPENRX9SRENCRENSPENRX9SRENCRENSPENRX9SRENCRENTRISB7TRISB6TRISB5TRISB4TRISB7TRISB6TRISB5TRISC4TRISD7TRISD6TRISD5TRISD4CSRCTX9TXENSYNC	Bit 7Bit 6Bit 5Bit 4Bit 3ABDOVFRCIDLDTRXPCKTXPBRG16ABDOVFRCIDLDTRXPCKTXPBRG16GIE/GIEHPEIE/GIELTMR0IEINT0IERBIE—ADIPRC1IPTX1IPSSP1IPSSP2IPBCL2IPRC2IPTX2IPCTMUIP—ADIERC1IETX1ESSP1IESSP2IEBCL2IERC2IETX2IECTMUIE—ADIFRC1IFTX1IFSSP1IFSSP2IFBCL2IFRC2IFTX2IFCTMUIFUART2MDUART1MDTMR6MDTMR5MDTMR4MDSPENRX9SRENCRENADDENSPENRX9SRENCRENADDENSPENRX9SRENCRENADDENSPENRX9SRENCRENADDENSPENRX9SRENCRENADDENSPENRX9SRENCRENADDENSPENRX9SRENCRENADDENSPENRX9SRENCRENADDENSPENRX9SRENCRENADDENSPENRX9SRENCRENADDENSPENRX9SRENCRENADDENSPENRX9SRENCRENADDENSPENRX9SRENCRENADDENSPENRX9SRENCRENADDENSPENTRISB6TRISB5TRISC4TRISB3TRISC7TRISC6	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2ABDOVFRCIDLDTRXPCKTXPBRG16—ABDOVFRCIDLDTRXPCKTXPBRG16—GIE/GIEHPEIE/GIELTMR0IEINT0IERBIETMR0IFGIE/GIEHPEIE/GIELTMR0IEINT0IERBIETMR0IF—ADIPRC1IPTX1IPSSP1IPCCP1IPSSP2IPBCL2IPRC2IPTX2IPCTMUIPTMR5GIP—ADIERC1IETX1IESSP1IECCP1IFSSP2IEBCL2IERC2IETX2IECTMUIETMR5GIFADIFRC1IFTX1IFSSP1IFCCP1IFSSP2IFBCL2IFRC2IFTX2IFCTMUIFTMR5GIFUART2MDUART1MDTMR6MDTMR5MDTMR4MDTMR3MDSPENRX9SRENCRENADDENFERRSPENRX9SRENCRENADDENFERRSPENRX9SRENCRENADDENFERRSPENRX9SRENCRENADDENFERRSPENRX9SRENCRENADDENFERRSPENRX9SRENCRENADDENFERRSPENRX9SRENCRENADDENFERRSPENRX9SRENCRENADDENFERRSPENTRISB6TRISB5TRISB4TRISB3TRISB2TRISC7TRISC6TRISC5TRISC4TRISC3TRISC2 <td>Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1ABDOVFRCIDLDTRXPCKTXPBRG16—WUEABDOVFRCIDLDTRXPCKTXPBRG16—WUEGIE/GIEHPEIE/GIELTMR0IEINTOIERBIETMR0IFINTOIF-ADIPRC1IPTX1IPSSP1IPCCP1IPTMR3GIP-ADIPRC2IPTX2IPCTMUIPTMR5GIPTMR3GIP-ADIERC2IETX2IECTMUIPTMR5GIFTMR3GIP-ADIERC2IETX2IECTMUIETMR5GIFTMR3GIP-ADIFRC2IFTX2IECTMUIETMR5GIFTMR3GIFSSP2IEBCL2IERC2IFTX2IFCTMUIFTMR5GIFTMR3GIFSSP2IEBCL2IFRC2IFTX2IFCTMUIFTMR5GIFTMR3GIFUART2MDUART1MDTMR6MDTMR5MDTMR4MDTMR5GIFTMR3GIFSPENRX9SRENCRENADDENFERROERRSPENRX9SRENCRENADDENFERROERRSPENRX9SRENCRENADDENFERROERRSPENRX9SRENCRENADDENFERROERRSPENRX9SRENCRENADDENFERROERRSPENRX9SRENCRENADDENFERROERRSPENRX9SRENCRENADDENFERROERRSPENRX9<</td> <td>Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0ABDOVFRCIDLDTRXPCKTXPBRG16—WUEABDENABDOVFRCIDLDTRXPCKTXPBRG16—WUEABDENGIE/GIEHPEIE/GIELTMR0IEINTOIERBIETMR0IFINTOIFRBIF—ADIPRC1IPTX1IPSSP1IPCCP1IPTMR2IPTMR1IPSSP2IPBCL2IPRC2IPTX2IPCTMUIPTMR5GIPTMR3GIPTMR1GIP—ADIERC1IETX1IESSP1IECCP1IETMR3GETMR1GIP—ADIERC1IFTX1ESSP1IFCCP1IFTMR3GIFTMR1GIE—ADIFRC1IFTX1FSSP1IFCCP1IFTMR3GIFTMR1GIEMURATIMDRC1IFTX1FSSP1IFCCP1IFTMR3GIFTMR1GIFSSP2IFBCL2IFRC2IFTX2IFCTMUIFTMR5GIFTMR3GIFTMR1GIFUART2MDUART1MDTMR6MDTMR5MDTMR4MDTMR3MDTMR2MDTMR1GIFUART2MDUART1MDTMR6MDTMR5MDTMR4MDTMR3MDTMR2MDTMR1GIFSPENRX9SRENCRENADDENFEROERRRX9DSPENRX9SRENCRENADDENFERROERRRX9DSPENTXIS66TRIS65TRIS4TRIS63TRIS22TRIS61TRIS60TRIS77TRIS66TRIS55TRIS4TRIS53</td>	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1ABDOVFRCIDLDTRXPCKTXPBRG16—WUEABDOVFRCIDLDTRXPCKTXPBRG16—WUEGIE/GIEHPEIE/GIELTMR0IEINTOIERBIETMR0IFINTOIF-ADIPRC1IPTX1IPSSP1IPCCP1IPTMR3GIP-ADIPRC2IPTX2IPCTMUIPTMR5GIPTMR3GIP-ADIERC2IETX2IECTMUIPTMR5GIFTMR3GIP-ADIERC2IETX2IECTMUIETMR5GIFTMR3GIP-ADIFRC2IFTX2IECTMUIETMR5GIFTMR3GIFSSP2IEBCL2IERC2IFTX2IFCTMUIFTMR5GIFTMR3GIFSSP2IEBCL2IFRC2IFTX2IFCTMUIFTMR5GIFTMR3GIFUART2MDUART1MDTMR6MDTMR5MDTMR4MDTMR5GIFTMR3GIFSPENRX9SRENCRENADDENFERROERRSPENRX9SRENCRENADDENFERROERRSPENRX9SRENCRENADDENFERROERRSPENRX9SRENCRENADDENFERROERRSPENRX9SRENCRENADDENFERROERRSPENRX9SRENCRENADDENFERROERRSPENRX9SRENCRENADDENFERROERRSPENRX9<	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0ABDOVFRCIDLDTRXPCKTXPBRG16—WUEABDENABDOVFRCIDLDTRXPCKTXPBRG16—WUEABDENGIE/GIEHPEIE/GIELTMR0IEINTOIERBIETMR0IFINTOIFRBIF—ADIPRC1IPTX1IPSSP1IPCCP1IPTMR2IPTMR1IPSSP2IPBCL2IPRC2IPTX2IPCTMUIPTMR5GIPTMR3GIPTMR1GIP—ADIERC1IETX1IESSP1IECCP1IETMR3GETMR1GIP—ADIERC1IFTX1ESSP1IFCCP1IFTMR3GIFTMR1GIE—ADIFRC1IFTX1FSSP1IFCCP1IFTMR3GIFTMR1GIEMURATIMDRC1IFTX1FSSP1IFCCP1IFTMR3GIFTMR1GIFSSP2IFBCL2IFRC2IFTX2IFCTMUIFTMR5GIFTMR3GIFTMR1GIFUART2MDUART1MDTMR6MDTMR5MDTMR4MDTMR3MDTMR2MDTMR1GIFUART2MDUART1MDTMR6MDTMR5MDTMR4MDTMR3MDTMR2MDTMR1GIFSPENRX9SRENCRENADDENFEROERRRX9DSPENRX9SRENCRENADDENFERROERRRX9DSPENTXIS66TRIS65TRIS4TRIS63TRIS22TRIS61TRIS60TRIS77TRIS66TRIS55TRIS4TRIS53

TABLE 16-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for synchronous slave transmission.

Note 1: PIC18(L)F4XK22 devices.

2: PIC18(L)F2XK22 devices.

16.4.2.3 EUSART Synchronous Slave Reception

The operation of the Synchronous Master and Slave modes is identical (Section 16.4.1.6 "Synchronous Master Reception"), with the following exceptions:

- · Sleep
- CREN bit is always set, therefore the receiver is
 never Idle
- SREN bit, which is a "don't care" in Slave mode

A character may be received while in Sleep mode by setting the CREN bit prior to entering Sleep. Once the word is received, the RSR register will transfer the data to the RCREGx register. If the RCxIE enable bit is set, the interrupt generated will wake the device from Sleep and execute the next instruction. If the GIE/GIEH bit is also set, the program will branch to the interrupt vector.

- 16.4.2.4 Synchronous Slave Reception Setup:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Set the RXx/DTx and TXx/CKx TRIS controls to '1'.
- 3. If using interrupts, ensure that the GIE/GIEH and PEIE/GIEL bits of the INTCON register are set and set the RCxIE bit.
- 4. If 9-bit reception is desired, set the RX9 bit.
- 5. Set the CREN bit to enable reception.
- The RCxIF bit will be set when reception is complete. An interrupt will be generated if the RCxIE bit was set.
- 7. If 9-bit mode is enabled, retrieve the Most Significant bit from the RX9D bit of the RCSTAx register.
- 8. Retrieve the 8 Least Significant bits from the receive FIFO by reading the RCREGx register.
- 9. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTAx register or by clearing the SPEN bit which resets the EUSART.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON1	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	—	WUE	ABDEN	274
BAUDCON2	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	_	WUE	ABDEN	274
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
IPR1	_	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	127
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	CTMUIP	TMR5GIP	TMR3GIP	TMR1GIP	129
PIE1	_	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	123
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE	125
PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	118
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF	120
PMD0	UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	56
RCREG1		EUSART1 Receive Register						_	
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
RCREG2			EL	JSART2 Re	ceive Regist	er			_
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	273
SPBRG1			EUSART	1 Baud Rate	Generator,	Low Byte			_
SPBRGH1			EUSART1	Baud Rate	Generator,	High Byte			_
SPBRG2	EUSART2 Baud Rate Generator, Low Byte						_		
SPBRGH2			EUSART2	2 Baud Rate	Generator,	High Byte			_
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272
TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	272

TABLE 16-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for synchronous slave reception.

17.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

The Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 10-bit binary result via successive approximation and stores the conversion result into the ADC result registers (ADRESL and ADRESH). The ADC voltage reference is software selectable to either VDD or a voltage applied to the external reference pins.

The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake-up the device from Sleep.

Figure 17-1 shows the block diagram of the ADC.




FIGURE 17-1: ADC BLOCK DIAGRAM

17.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- · Port configuration
- · Channel selection
- · ADC voltage reference selection
- ADC conversion clock source
- · Interrupt control
- · Results formatting

17.1.1 PORT CONFIGURATION

The ANSELx and TRISx registers configure the A/D port pins. Any port pin needed as an analog input should have its corresponding ANSx bit set to disable the digital input buffer and TRISx bit set to disable the digital output driver. If the TRISx bit is cleared, the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the ANSx bits and the TRIS bits.

- Note 1: When reading the PORT register, all pins with their corresponding ANSx bit set read as cleared (a low level). However, analog conversion of pins configured as digital inputs (ANSx bit cleared and TRISx bit set) will be accurately converted.
 - 2: Analog levels on any pin with the corresponding ANSx bit cleared may cause the digital input buffer to consume current out of the device's specification limits.
 - **3:** The PBADEN bit in Configuration Register 3H configures PORTB pins to reset as analog or digital pins by controlling how the bits in ANSELB are reset.

17.1.2 CHANNEL SELECTION

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion. Refer to **Section 17.2 "ADC Operation"** for more information.

17.1.3 ADC VOLTAGE REFERENCE

The PVCFG<1:0> and NVCFG<1:0> bits of the ADCON1 register provide independent control of the positive and negative voltage references.

The positive voltage reference can be:

- Vdd
- the fixed voltage reference (FVR BUF2)
- an external voltage source (VREF+)

The negative voltage reference can be:

- Vss
- an external voltage source (VREF-)

17.1.4 SELECTING AND CONFIGURING ACQUISITION TIME

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/\overline{DONE} bit is set.

Acquisition time is set with the ACQT<2:0> bits of the ADCON2 register. Acquisition delays cover a range of 2 to 20 TAD. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there is no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

Manual acquisition is selected when ACQT<2:0> = 000. When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This option is also the default Reset state of the ACQT<2:0> bits and is compatible with devices that do not offer programmable acquisition times.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. When an acquisition time is programmed, there is no indication of when the acquisition time ends and the conversion begins.

17.1.5 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS bits of the ADCON2 register. There are seven possible clock options:

- · Fosc/2
- · Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- FRC (dedicated internal oscillator)

The time to complete one bit conversion is defined as TAD. One full 10-bit conversion requires 11 TAD periods as shown in Figure 17-3.

For correct conversion, the appropriate TAD specification must be met. See A/D conversion requirements in Table 27-24 for more information. Table gives examples of appropriate ADC clock selections.

Note:	Unless using the FRC, any changes in the system clock frequency will change the
	ADC clock frequency, which may adversely affect the ADC result.

17.1.6 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital Conversion. The ADC interrupt enable is the ADIE bit in the PIE1 register and the interrupt priority is the ADIP bit in the IPR1 register. The ADC interrupt flag is the ADIF bit in the PIR1 register. The ADIF bit must be cleared by software.

Note:	The ADIF bit is set at the completion of
	every conversion, regardless of whether
	or not the ADC interrupt is enabled.

This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the global interrupt must be disabled. If the global interrupt is enabled, execution will switch to the Interrupt Service Routine.

ADC Clock Period (TAD)		Device Frequency (Fosc)				
ADC Clock Source	ADCS<2:0>	64 MHz	16 MHz	4 MHz	1 MHz	
Fosc/2	000	31.25 ns ⁽²⁾	125 ns ⁽²⁾	500 ns ⁽²⁾	2.0 μs	
Fosc/4	100	62.5 ns ⁽²⁾	250 ns ⁽²⁾	1.0 μs	4.0 μs ⁽³⁾	
Fosc/8	001	400 ns ⁽²⁾	500 ns ⁽²⁾	2.0 μs	8.0 μs ⁽³⁾	
Fosc/16	101	250 ns ⁽²⁾	1.0 μs	4.0 μs ⁽³⁾	16.0 μs ⁽³⁾	
Fosc/32	010	500 ns ⁽²⁾	2.0 μs	8.0 μs ⁽³⁾	32.0 μs ⁽³⁾	
Fosc/64	110	1.0 μs	4.0 μs ⁽³⁾	16.0 μs ⁽³⁾	64.0 μs ⁽³⁾	
Frc	x11	1-4 μs ^(1,4)	1-4 μs ^(1,4)	1-4 μs ^(1,4)	1-4 μs ^(1,4)	

TABLE 17-1: ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES

Legend: Shaded cells are outside of recommended range.

Note 1: The FRC source has a typical TAD time of 1.7 μ s.


- **2:** These values violate the minimum required TAD time.
- 3: For faster conversion times, the selection of another clock source is recommended.
- 4: When the device frequency is greater than 1 MHz, the FRC clock source is only recommended if the conversion will be performed during Sleep.

17.1.7 RESULT FORMATTING

The 10-bit A/D conversion result can be supplied in two formats, left justified or right justified. The ADFM bit of the ADCON2 register controls the output format.

Figure 17-2 shows the two output formats.





17.2 ADC Operation

17.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. Setting the GO/ DONE bit of the ADCON0 register to a '1' will, depending on the ACQT bits of the ADCON2 register, either immediately start the Analog-to-Digital conversion or start an acquisition delay followed by the Analog-to-Digital conversion.

Figure 17-3 shows the operation of the A/D converter after the GO bit has been set and the ACQT<2:0> bits are cleared. A conversion is started after the following instruction to allow entry into SLEEP mode before the conversion begins.

Figure 17-4 shows the operation of the A/D converter after the GO bit has been set and the ACQT<2:0> bits are set to '010' which selects a 4 TAD acquisition time before the conversion starts.

Note: The GO/DONE bit should not be set in the same instruction that turns on the ADC. Refer to Section 17.2.10 "A/D Conversion Procedure".

FIGURE 17-3: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 000, TACQ = 0)





FIGURE 17-4: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 010, TACQ = 4 TAD)



17.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit
- Set the ADIF flag bit
- Update the ADRESH:ADRESL registers with new conversion result

17.2.3 DISCHARGE

The discharge phase is used to initialize the value of the capacitor array. The array is discharged after every sample. This feature helps to optimize the unity-gain amplifier, as the circuit always needs to charge the capacitor array, rather than charge/discharge based on previous measure values.

17.2.4 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the GO/DONE bit can be cleared by software. The ADRESH:ADRESL registers will not be updated with the partially complete Analog-to-Digital conversion sample. Instead, the ADRESH:ADRESL register pair will retain the value of the previous conversion.

Note: A device Reset forces all registers to their Reset state. Thus, the ADC module is turned off and any pending conversion is terminated.

17.2.5 DELAY BETWEEN CONVERSIONS

After the A/D conversion is completed or aborted, a 2 TAD wait is required before the next acquisition can be started. After this wait, the currently selected channel is reconnected to the charge holding capacitor commencing the next acquisition.

17.2.6 ADC OPERATION IN POWER-MANAGED MODES

The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ACQT<2:0> and ADCS<2:0> bits in ADCON2 should be updated in accordance with the clock source to be used in that mode. After entering the mode, an A/D acquisition or conversion may be started. Once started, the device should continue to be clocked by the same clock source until the conversion has been completed.

If desired, the device may be placed into the corresponding Idle mode during the conversion. If the device clock frequency is less than 1 MHz, the A/D FRC clock source should be selected.

17.2.7 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. When the FRC clock source is selected, the ADC waits one additional instruction before starting the conversion. This allows the SLEEP instruction to be executed, which can reduce system noise during the conversion. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

When the ADC clock source is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.

17.2.8 SPECIAL EVENT TRIGGER

Two Special Event Triggers are available to start an A/D conversion: CTMU and CCP5. The Special Event Trigger source is selected using the TRIGSEL bit in ADCON1.

When TRIGSEL = 0, the CCP5 module is selected as the Special Event Trigger source. To enable the Special Event Trigger in the CCP module, set CCP5M<3:0> = 1011, in the CCP5CON register.

When TRIGSEL = 1, the CTMU module is selected. The CTMU module requires that the CTTRIG bit in CTMUCONH is set to enable the Special Event Trigger.

In addition to TRIGSEL bit, the following steps are required to start an A/D conversion:

- The A/D module must be enabled (ADON = 1)
- The appropriate analog input channel selected
- The minimum acquisition period set one of these ways:
 - Timing provided by the user
 - Selection made of an appropriate TACQ time

With these conditions met, the trigger sets the GO/DONE bit and the A/D acquisition starts.

If the A/D module is not enabled (ADON = 0), the module ignores the Special Event Trigger.

17.2.9 PERIPHERAL MODULE DISABLE

When a peripheral module is not used or inactive, the module can be disabled by setting the Module Disable bit in the PMD registers. This will reduce power consumption to an absolute minimum. Setting the PMD bits holds the module in Reset and disconnects the module's clock source. The Module Disable bit for the ADC module is ADCMD in the PMD2 Register. See **Section 3.0 "Power-Managed Modes"** for more information.

17.2.10 A/D CONVERSION PROCEDURE

This is an example procedure for using the ADC to perform an Analog-to-Digital conversion:

- 1. Configure Port:
 - Disable pin output driver (See TRIS register)
 - Configure pin as analog
- 2. Configure the ADC module:
 - Select ADC conversion clock
 - Configure voltage reference
 - Select ADC input channel
 - · Select result format
 - Select acquisition delay
 - Turn on ADC module
- 3. Configure ADC interrupt (optional):
 - Clear ADC interrupt flag
 - Enable ADC interrupt
 - Enable peripheral interrupt
 - Enable global interrupt⁽¹⁾
- 4. Wait the required acquisition time⁽²⁾.
- 5. Start conversion by setting the GO/DONE bit.
- 6. Wait for ADC conversion to complete by one of the following:
 - Polling the GO/DONE bit
 - Waiting for the ADC interrupt (interrupts enabled)
- 7. Read ADC Result
- 8. Clear the ADC interrupt flag (required if interrupt is enabled).
 - Note 1: The global interrupt can be disabled if the user is attempting to wake-up from Sleep and resume in-line code execution.
 - Software delay required if ACQT bits are set to zero delay. See Section 17.3 "A/D Acquisition Requirements".

EXAMPLE 17-1: A/D CONVERSION

```
;This code block configures the ADC
; for polling, Vdd and Vss as reference, Frc
clock and ANO input.
;Conversion start & polling for completion
; are included.
;
MOVLW
        B'10101111' ;right justify, Frc,
MOVWF ADCON2 ; & 12 TAD ACQ time
        B'00000000' ;ADC ref = Vdd,Vss
MOVLW
MOVWF
         ADCON1
                    ;
         TRISA,0 ;Set RA0 to input
ANSEL,0 ;Set RA0 to analog
BSF
         ANSEL,0 ;Set RAO to analog B'00000001' ;ANO, ADC on
BSF
MOVLW
MOVWF
         ADCON0
         ADCON0,GO ;Start conversion
BSF
ADCPoll:
BTFSC
         ADCON0,GO ; Is conversion done?
BRA
         ADCPoll ;No, test again
; Result is complete - store 2 MSbits in
; RESULTHI and 8 LSbits in RESULTLO
MOVFF
         ADRESH, RESULTHI
MOVFF
          ADRESL, RESULTLO
```

17.2.11 ADC REGISTER DEFINITIONS

The following registers are used to control the operation of the ADC.

Note: Analog pin control is determined by the ANSELx registers (see Register 10-2)

REGISTER 17-1: ADCON0: A/D CONTROL REGISTER 0

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—			CHS<4:0>			GO/DONE	ADON
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 Unimplemented: Read as '0'

bit 6-2 CHS<4:0>: Analog Channel Select bits 00000 = AN0 00001 = AN1

	1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle. This bit is automatically cleared by hardware when the A/D conversion has complete the automatically cleared by hardware when the A/D conversion has complete the automatical starts and the automatical
bit 1	GO/DONE: A/D Conversion Status bit
	111 <u>11 = FVR BUF2 (1.024V/2.048V/2.096V Volt Fixed Voltage Reference)⁽²⁾</u>
	11110 = DAC
	11101 = CTMU
	11100 = Reserved
	$11010 = AN27^{(1)}$
	11001 = AN26(7) 11010 = AN26(1)
	11000 = AN24 ⁽¹⁾ 11001 = AN25 ⁽¹⁾
	$10111 = AN23^{(1)}$
	$10110 = AN22^{(1)}$
	10101 = AN21(1)
	$10100 = AN20^{(1)}$
	10011 = AN19
	10010 = AN18
	10001 = AN17
	10000 = AN16
	01110 – AN14 01111 = AN15
	01101 = AN13 01110 = AN14
	01100 = AN12 01101 = AN13
	01011 = AN11
	01010 = AN10
	01001 = AN9
	01000 = AN8
	00111 = AN7 ⁽¹⁾
	00110 = AN6 ⁽¹⁾
	00101 = AN5 ⁽¹⁾
	00100 = AN4
	00011 = AN3
	00010 = AN2
	00001 = AN1

This bit is automatically cleared by hardware when the A/D conversion has completed.

0 = A/D conversion completed/not in progress

REGISTER 17-1: ADCON0: A/D CONTROL REGISTER 0 (CONTINUED)

- bit 0
- **ADON:** ADC Enable bit 1 = ADC is enabled
- 0 = ADC is disabled and consumes no operating current

Note 1: Available on PIC18(L)F4XK22 devices only.

2: Allow greater than 15 µs acquisition time when measuring the Fixed Voltage Reference.

REGISTER 17-2: ADCON1: A/D CONTROL REGISTER 1

R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
TRIGSEL	—	—	—	PVCF	G<1:0>	NVCF	G<1:0>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	TRIGSEL : Special Trigger Select bit 1 = Selects the special trigger from CTMU 0 = Selects the special trigger from CCP5
bit 6-4	Unimplemented: Read as '0'
bit 3-2	PVCFG<1:0>: Positive Voltage Reference Configuration bits
	 00 = A/D VREF+ connected to internal signal, AVDD 01 = A/D VREF+ connected to external pin, VREF+ 10 = A/D VREF+ connected to internal signal, FVR BUF2 11 = Reserved (by default, A/D VREF+ connected to internal signal, AVDD)
bit 1-0	NVCFG0<1:0>: Negative Voltage Reference Configuration bits 00 = A/D VREF- connected to internal signal, AVss 01 = A/D VREF- connected to external pin, VREF- 10 = Reserved (by default, A/D VREF+ connected to internal signal, AVss) 11 = Reserved (by default, A/D VREF+ connected to internal signal, AVss)

	REGISTER 17-3:	ADCON2: A/D CONTROL REGISTER 2
--	----------------	--------------------------------

R/W-0) U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	— ACQT<2					ADCS<2:0>	
bit 7							bit 0
Legend:							
R = Read		W = Writable	bit	•	mented bit, rea		
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	ADFM: A/D	Conversion Res	ult Format Se	lect bit			
	1 = Right justified0 = Left justified						
bit 6	Unimplemented: Read as '0'						
bit 5-3	ing capacitor sions begins. $000 = 0^{(1)}$ 001 = 2 TAD 010 = 4 TAD 011 = 6 TAD 100 = 8 TAD 101 = 12 TAC 110 = 16 TAC 111 = 20 TAC		cted to A/D ch	annel from the			
bit 2-0	000 = Fosc/2 001 = Fosc/2 010 = Fosc/2 011 = FRc ⁽¹⁾ 100 = Fosc/2 101 = Fosc/2 110 = Fosc/2	8 32 (clock derived ⁻ 4 16	from a dedica	ted internal osc			
Note 1:	When the A/D clo cycle after the GC						e instruction

REGISTER 17-4: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			ADRES	S<9:2>			
bit 7							bit 0
Legend:							

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	s 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0

ADRES<9:2>: ADC Result Register bits Upper 8 bits of 10-bit conversion result

REGISTER 17-5: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
ADRES<1:0>		—		—	—	—	—
bit 7							bit 0
Legend:							

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	ADRES<1:0>: ADC Result Register bits
	Lower 2 bits of 10-bit conversion result
bit 5-0	Reserved: Do not use.

REGISTER 17-6: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1

R/W-x	R/W-x						
—	—	—	—	—	—	ADRES<9:2>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	ʻ0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-2 Reserved: Do not use.

bit 1-0 ADRES<9:8>: ADC Result Register bits Upper 2 bits of 10-bit conversion result

REGISTER 17-7: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	ADRES<7:0>						
bit 7						bit 0	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	s '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 ADRES<7:0>: ADC Result Register bits

Lower 8 bits of 10-bit conversion result

17.3 **A/D Acquisition Requirements**

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 17-5. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (RSS) impedance varies over the device voltage (VDD), see Figure 17-5. The maximum recommended impedance for analog sources is 10 k Ω . As the source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed),

an A/D acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 17-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

EQUATION 17-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature =
$$50^{\circ}C$$
 and external impedance of $10k\Omega 3.0V$ VDD
 $TACQ = Amplifier$ Settling Time + Hold Capacitor Charging Time + Temperature Coefficient
 $= TAMP + TC + TCOFF$

=
$$5\mu s + TC + [(Temperature - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$

The value for TC can be approximated with the following equations:

$$V_{APPLIED}\left(1 - \frac{1}{2047}\right) = V_{CHOLD} \qquad ;[1] V_{CHOLD} charged to within 1/2 lsb$$

$$V_{APPLIED}\left(1 - e^{\frac{-TC}{RC}}\right) = V_{CHOLD} \qquad ;[2] V_{CHOLD} charge response to V_{APPL}$$

$$V_{APPLIED}\left(1-e^{\frac{-1C}{RC}}\right) = V_{APPLIED}\left(1-\frac{1}{2047}\right) \quad (combining [1] and [2])$$

Solving for TC:

$$T_{C} = -C_{HOLD}(R_{IC} + R_{SS} + R_{S}) \ln(1/2047)$$

= -13.5pF(1k\Omega + 700\Omega + 10k\Omega) \ln(0.0004885)
= 1.20\mu_{S}

Therefore:

$$TACQ = 5\mu s + 1.20\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$

= 7.45\mu s

Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is discharged after each conversion.
- 3: The maximum recommended impedance for analog sources is 10 k Ω . This is required to meet the pin leakage specification.

to VAPPLIED

PIC18(L)F2X/4XK22







FIGURE 17-6: ADC TRANSFER FUNCTION



© 2010 Microchip Technology Inc.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0	_			CHS<4:0>			GO/DONE	ADON	298
ADCON1	TRIGSEL	_	_	_	PVCF	G<1:0>	NVCFG	<1:0>	299
ADCON2	ADFM	_	ŀ	ACQT<2:0>			ADCS<2:0>		300
ADRESH				A/D Res	ult, High Byte				301
ADRESL				A/D Res	ult, Low Byte				301
ANSELA	_	_	ANSA5	_	ANSA3	ANSA2	ANSA1	ANSA0	152
ANSELB	_	_	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	153
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	—	_	153
ANSELD ⁽¹⁾	ANSD7	ANSD6	ANSD5	ANSD4	ANSD3	ANSD2	ANSD1	ANSD0	153
ANSELE ⁽¹⁾	_	—	—	_	_	ANSE2	ANSE1	ANSE0	154
CCP5CON	_	—	DC5B<	1:0>	CCP5M<3:0>				201
CTMUCONH	CTMUEN	—	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG	329
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
IPR1	_	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	127
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	CTMUIP	TMR5GIP	TMR3GIP	TMR1GIP	129
IPR4	_	_	—	—		CCP5IP	CCP4IP	CCP3IP	130
PIE1	_	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	123
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE	125
PIE4	_	—	—	_	_	CCP5IE	CCP4IE	CCP3IE	126
PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	118
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF	120
PIR4	_	—	—	_	_	CCP5IF	CCP4IF	CCP3IF	121
PMD1	MSSP2MD	MSSP1MD	—	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	57
PMD2	_	_	_	—	CTMUMD	CMP2MD	CMP1MD	ADCMD	58
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	154
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	154
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	154
TRISD ⁽¹⁾	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	154
TRISE	WPUE3	_	_	—	—	TRISE2 ⁽¹⁾	TRISE1 ⁽¹⁾	TRISE0 ⁽¹⁾	154

TABLE 17-2: REGISTERS ASSOCIATED WITH A/D OPERATION

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used by this module.

Note 1: Available on PIC18(L)F4XK22 devices.

TABLE 17-3:	CONFIGURATION REGISTERS ASSOCIATED WITH THE ADC MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CONFIG3H	MCLRE		P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	354

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used by the ADC module.

18.0 COMPARATOR MODULE

Comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. The comparators are very useful mixed signal building blocks because they provide analog functionality independent of the program execution. The analog comparator module includes the following features:


- · Independent comparator control
- Programmable input selection
- · Comparator output is available internally/externally
- Programmable output polarity
- Interrupt-on-change
- · Wake-up from Sleep
- Programmable Speed/Power optimization
- · PWM shutdown
- Programmable and fixed voltage reference
- · Selectable Hysteresis


18.1 Comparator Overview

A single comparator is shown in Figure 18-1 along with the relationship between the analog input levels and the digital output. When the analog voltage at VIN+ is less than the analog voltage at VIN-, the output of the comparator is a digital low level. When the analog voltage at VIN+ is greater than the analog voltage at VIN-, the output of the comparator is a digital high level.

FIGURE 18-1: SINGL

SINGLE COMPARATOR





- **3:** Q1 is held high during Sleep mode.
- 4: Synchronized comparator output should not be used to gate Timer1 in conjunction with synchronized T1CKI.

18.2 Comparator Control

Each comparator has a separate control and Configuration register: CM1CON0 for Comparator C1 and CM2CON0 for Comparator C2. In addition, Comparator C2 has a second control register, CM2CON1, for controlling the interaction with Timer1 and simultaneous reading of both comparator outputs.

The CM1CON0 and CM2CON0 registers (see Registers 18-1 and 18-2, respectively) contain the control and status bits for the following:

- Enable
- Input selection
- Reference selection
- Output selection
- Output polarity
- · Speed selection

18.2.1 COMPARATOR ENABLE

Setting the CxON bit of the CMxCON0 register enables the comparator for operation. Clearing the CxON bit disables the comparator resulting in minimum current consumption.

18.2.2 COMPARATOR INPUT SELECTION

The CxCH<1:0> bits of the CMxCON0 register direct one of four analog input pins to the comparator inverting input.

Note:	To use CxIN+ and C12INx- pins as analog inputs, the appropriate bits must be set in the ANSEL register and the corresponding
	TRIS bits must also be set to disable the output drivers.

18.2.3 COMPARATOR REFERENCE SELECTION

Setting the CxR bit of the CMxCON0 register directs an internal voltage reference or an analog input pin to the non-inverting input of the comparator. See **Section 21.0 "Fixed Voltage Reference (FVR)"** for more information on the Internal Voltage Reference module.

18.2.4 COMPARATOR OUTPUT SELECTION

The output of the comparator can be monitored by reading either the CxOUT bit of the CMxCON0 register or the MCxOUT bit of the CM2CON1 register. In order to make the output available for an external connection, the following conditions must be true:

- CxOE bit of the CMxCON0 register must be set
- · Corresponding TRIS bit must be cleared
- CxON bit of the CMxCON0 register must be set

Note 1: The CxOE bit overrides the PORT data latch. Setting the CxON has no impact on the port override.

2: The internal output of the comparator is latched with each instruction cycle. Unless otherwise specified, external outputs are not latched.

18.2.5 COMPARATOR OUTPUT POLARITY

Inverting the output of the comparator is functionally equivalent to swapping the comparator inputs. The polarity of the comparator output can be inverted by setting the CxPOL bit of the CMxCON0 register. Clearing the CxPOL bit results in a non-inverted output.

Table 18-1 shows the output state versus input conditions, including polarity control.

TABLE 18-1: COMPARATOR OUTPUT STATE VS. INPUT CONDITIONS

Input Condition	CxPOL	CxOUT
CxVIN- > CxVIN+	0	0
CxVIN- < CxVIN+	0	1
CxVIN- > CxVIN+	1	1
CxVIN- < CxVIN+	1	0

18.2.6 COMPARATOR SPEED SELECTION

The trade-off between speed or power can be optimized during program execution with the CxSP control bit. The default state for this bit is '1' which selects the normal speed mode. Device power consumption can be optimized at the cost of slower comparator propagation delay by clearing the CxSP bit to '0'.

18.3 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference Specifications in **Section 27.0 "Electrical Characteristics"** for more details.

18.4 Comparator Interrupt Operation

The comparator interrupt flag will be set whenever there is a change in the output value of the comparator. Changes are recognized by means of a mismatch circuit which consists of two latches and an exclusiveor gate (see Figure 18-2). The first latch is updated with the comparator output value, when the CMxCON0 register is read or written. The value is latched on the third cycle of the system clock, also known as Q3. This first latch retains the comparator value until another read or write of the CMxCON0 register occurs or a Reset takes place. The second latch is updated with the comparator output value on every first cycle of the system clock, also known as Q1. When the output value of the comparator changes, the second latch is updated and the output values of both latches no longer match one another, resulting in a mismatch condition. The latch outputs are fed directly into the inputs of an exclusive-or gate. This mismatch condition is detected by the exclusive-or gate and sent to the interrupt circuitry. The mismatch condition will persist until the first latch value is updated by performing a read of the CMxCON0 register or the comparator output returns to the previous state.

- Note 1: A write operation to the CMxCON0 register will also clear the mismatch condition because all writes include a read operation at the beginning of the write cycle.
 - **2:** Comparator interrupts will operate correctly regardless of the state of CxOE.

When the mismatch condition occurs, the comparator interrupt flag is set. The interrupt flag is triggered by the edge of the changing value coming from the exclusiveor gate. This means that the interrupt flag can be reset once it is triggered without the additional step of reading or writing the CMxCON0 register to clear the mismatch latches. When the mismatch registers are cleared, an interrupt will occur upon the comparator's return to the previous state, otherwise no interrupt will be generated.

Software will need to maintain information about the status of the comparator output, as read from the CMxCON0 register, or CM2CON1 register, to determine the actual change that has occurred. See Figures 18-3 and 18-4.


The CxIF bit of the PIR2 register is the comparator interrupt flag. This bit must be reset by software by clearing it to '0'. Since it is also possible to write a '1' to this register, an interrupt can be generated.


In mid-range Compatibility mode the CxIE bit of the PIE2 register and the PEIE/GIEL and GIE/GIEH bits of the INTCON register must all be set to enable comparator interrupts. If any of these bits are cleared, the interrupt is not enabled, although the CxIF bit of the PIR2 register will still be set if an interrupt condition occurs.

18.4.1 PRESETTING THE MISMATCH LATCHES


The comparator mismatch latches can be preset to the desired state before the comparators are enabled. When the comparator is off the CxPOL bit controls the CxOUT level. Set the CxPOL bit to the desired CxOUT non-interrupt level while the CxON bit is cleared. Then, configure the desired CxPOL level in the same instruction that the CxON bit is set. Since all register writes are performed as a read-modify-write, the mismatch latches will be cleared during the instruction read phase and the actual configuration of the CxON and CxPOL bits will be occur in the final write phase.

FIGURE 18-3: COMPARATOR INTERRUPT TIMING W/O CMxCON0 READ





COMPARATOR INTERRUPT TIMING WITH CMxCON0 READ



Note 1: If a change in the CMxCON0 register (CxOUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CxIF interrupt flag of the PIR2 register may not get set.

> 2: When either comparator is first enabled, bias circuitry in the comparator module may cause an invalid output from the comparator until the bias circuitry is stable. Allow about 1 μ s for bias settling then clear the mismatch condition and interrupt flags before enabling comparator interrupts.

18.5 Operation During Sleep

The comparator, if enabled before entering Sleep mode, remains active during Sleep. The additional current consumed by the comparator is shown separately in **Section 27.0 "Electrical Characteristics"**. If the comparator is not used to wake the device, power consumption can be minimized while in Sleep mode by turning off the comparator. Each comparator is turned off by clearing the CxON bit of the CMxCON0 register.

A change to the comparator output can wake-up the device from Sleep. To enable the comparator to wake the device from Sleep, the CxIE bit of the PIE2 register and the PEIE/GIEL bit of the INTCON register must be set. The instruction following the SLEEP instruction always executes following a wake from Sleep. If the GIE/GIEH bit of the INTCON register is also set, the device will then execute the Interrupt Service Routine.

18.6 Effects of a Reset

A device Reset forces the CMxCON0 and CM2CON1 registers to their Reset states. This forces both comparators and the voltage references to their Off states.

R/W-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0				
C10N	C10UT	C10E	C1POL	C1SP	C1R	C1CH	<1:0>				
bit 7							bit (
Legend:											
R = Readable		W = Writable			mented bit, rea						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 7	C1ON: Comp	parator C1 Enal	ble bit								
		tor C1 is enable tor C1 is disabl									
bit 6	C1OUT: Com	parator C1 Ou	tput bit								
	If C1POL = 1 (inverted polarity):										
	C1OUT = 0 when C1VIN+ > C1VIN-										
	C1OUT = 1 when C1Vin+ < C1Vin- <u>If C1POL = 0 (non-inverted polarity):</u>										
	$C1OUT = 1 \text{ when } C1V_{\text{IN}} + > C1V_{\text{IN}}$										
	$C1OUT = 0 \text{ when } C1V_{IN} + < C1V_{IN}$										
bit 5	C10E: Comparator C1 Output Enable bit										
		s present on the s internal only	e C1OUT pin ^{(*}	1)							
bit 4	C1POL: Comparator C1 Output Polarity Select bit										
		ogic is inverted	ted								
bit 3	C1SP: Comparator C1 Speed/Power Select bit										
	 1 = C1 operates in normal power, higher speed mode 0 = C1 operates in low-power, low-speed mode 										
bit 2	C1R: Comparator C1 Reference Select bit (non-inverting input)										
	1 = C1VIN+ connects to C1VREF output 0 = C1VIN+ connects to C12IN+ pin										
bit 1-0	C1CH<1:0>: Comparator C1 Channel Select bit										
	00 = C12IN0	- pin of C1 con	nects to C1VIN	I -							
		- pin of C1 con									
		- pin of C1 con									
	$\perp \perp - C I Z I N 3$	- pin of C1 con		-							

REGISTER 18-1: CM1CON0: COMPARATOR 1 CONTROL REGISTER

Note 1: Comparator output requires the following three conditions: C1OE = 1, C1ON = 1 and corresponding port TRIS bit = 0.

R/W-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0					
C2ON	C2OUT	C2OE	C2POL	C2SP	C2R	C2CH	l<1:0>					
bit 7							bit (
Legend:												
R = Readabl	e bit	W = Writable		U = Unimpler	mented bit, rea	ad as '0'						
-n = Value at	POR	'1' = Bit is set	:	'0' = Bit is cle	ared	x = Bit is unki	nown					
bit 7	C2ON: Com	parator C2 Ena	ble bit									
		ator C2 is enabl										
		ator C2 is disab										
bit 6	C2OUT: Cor	nparator C2 Ou	tput bit									
		1 (inverted pola										
		C2OUT = 0 when C2VIN + > C2VIN -										
		C2OUT = 1 when C2VIN+ < C2VIN-										
	If C2POL = 0 (non-inverted polarity): C2OUT = 1 when C2VIN+ > C2VIN-											
	C2OUT = 0 when C2VIN + < C2VIN - C2VIN											
bit 5	C2OE: Comparator C2 Output Enable bit											
		1 = C2OUT is present on C2OUT $pin^{(1)}$										
	0 = C2OUT is internal only											
bit 4	C2POL: Comparator C2 Output Polarity Select bit											
		1 = C2OUT logic is inverted										
		0 = C2OUT logic is not inverted										
bit 3	C2SP: Comparator C2 Speed/Power Select bit											
	1 = C2 operates in normal power, higher speed mode											
	0 = C2 operates in low-power, low-speed mode											
bit 2	C2R: Comparator C2 Reference Select bits (non-inverting input)											
	1 = C2VIN+ connects to C2VREF 0 = C2VIN+ connects to C2IN+ pin											
bit 1-0	C2CH<1:0>: Comparator C2 Channel Select bits											
	00 = C12INO- pin of C2 connects to C2VIN-											
		I- pin of C2 con										
	10 = C12IN2	2- pin of C2 con	nects to C2VIN	1-								
	11 = C12IN3	3- pin of C2 con	nects to C2VIN	1-								
Note 1: C	omparator outp	ut requires the f	ollowing three	conditions: C2	OE = 1, C2OI	N = 1 and corres	sponding por					

REGISTER 18-2: CM2CON: COMPARATOR 2 CONTROL REGISTER

TRIS bit = 0.

18.7 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 18-5. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of $10 \text{ k}\Omega$ is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

- Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.
 - 2: Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.




FIGURE 18-5: ANALOG INPUT MODEL

18.8 Additional Comparator Features

There are four additional comparator features:

- Simultaneous read of comparator outputs
- Internal reference selection
- · Hysteresis selection
- Output Synchronization

18.8.1 SIMULTANEOUS COMPARATOR OUTPUT READ

The MC1OUT and MC2OUT bits of the CM2CON1 register are mirror copies of both comparator outputs. The ability to read both outputs simultaneously from a single register eliminates the timing skew of reading separate registers.

Note 1:	Obtaining the status of C1OUT or C2OUT
	by reading CM2CON1 does not affect the
	comparator interrupt mismatch registers.

18.8.2 INTERNAL REFERENCE SELECTION

There are two internal voltage references available to the non-inverting input of each comparator. One of these is the Fixed Voltage Reference (FVR) and the other is the variable Digital-to-Analog Converter (DAC). The CxRSEL bit of the CM2CON1 register determines which of these references is routed to the Comparator Voltage reference output (CxVREF). Further routing to the comparator is accomplished by the CxR bit of the CMxCON0 register. See **Section 21.0 "Fixed Voltage Reference (FVR)"** and Figure 18-2 for more detail.

18.8.3 COMPARATOR HYSTERESIS

Each Comparator has a selectable hysteresis feature. The hysteresis can be enabled by setting the CxHYS bit of the CM2CON1 register. See **Section 27.0 "Electrical Characteristics"** for more details.

18.8.4 SYNCHRONIZING COMPARATOR OUTPUT TO TIMER1

The Comparator Cx output can be synchronized with Timer1 by setting the CxSYNC bit of the CM2CON1 register. When enabled, the Cx output is latched on the falling edge of the Timer1 source clock. To prevent a race condition when gating Timer1 clock with the comparator output, Timer1 increments on the rising edge of its clock source, and the falling edge latches the comparator output. See the Comparator Block Diagram (Figure 18-2) and the Timer1 Block Diagram (Figure 12-1) for more information.

- Note 1: The comparator synchronized output should not be used to gate the external Timer1 clock when the Timer1 synchronizer is enabled.
 - 2: The Timer1 prescale should be set to 1:1 when synchronizing the comparator output as unexpected results may occur with other prescale values.

R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
MC10UT	MC2OUT	C1RSEL	C2RSEL	C1HYS	C2HYS	C1SYNC	C2SYNC				
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'					
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
h:+ 7	MCAOUT										
bit 7		rror Copy of C1									
bit 6		rror Copy of C2									
bit 5	C1RSEL: Comparator C1 Reference Select bit										
	1 = FVR BUF1 routed to C1VREF input										
		0 = DAC routed to C1VREF input									
bit 4	C2RSEL: Comparator C2 Reference Select bit										
	1 = FVR BUF1 routed to C2VREF input										
	0 = DAC routed to C2VREF input										
bit 3	C1HYS: Comparator C1 Hysteresis Enable bit										
	1 = Comparator C1 hysteresis enabled										
	•	ator C1 hystere									
bit 2	C2HYS: Comparator C2 Hysteresis Enable bit										
	 1 = Comparator C2 hysteresis enabled 0 = Comparator C2 hysteresis disabled 										
hit 1	•	3		:4							
bit 1	C1SYNC: C1 Output Synchronous Mode bit 1 = C1 output is synchronized to rising edge of TMR1 clock (T1CLK)										
	•	ut is synchroni	•		IUCK (TICLK)						
bit 0	•			.it							
	C2SYNC: C2 Output Synchronous Mode bit 1 = C2 output is synchronized to rising edge of TMR1 clock (T1CLK)										

REGISTER 18-3: CM2CON1: COMPARATOR 1 AND 2 CONTROL REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register
									on Page
ANSELA		—	ANSA5	—	ANSA3	ANSA2	ANSA1	ANSA0	152
ANSELB	_	—	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	153
CM2CON1	MC10UT	MC2OUT	C1RSEL	C2RSEL	C1HYS	C2HYS	C1SYNC	C2SYNC	314
CM1CON0	C10N	C10UT	C10E	C1POL	C1SP	C1R	C1CH<1:0>		310
CM2CON0	C2ON	C2OUT	C2OE	C2POL	C2SP	C2R	C2CH	<1:0>	311
VREFCON1	DACEN	DACLPS	DACOE	_	DACPS	S<1:0>	_	DACNSS	341
VREFCON2	_	_				DACR<4:0>	>		342
VREFCON0	FVREN	FVRST	FVRS	s<1:0>	1:0>				338
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	128
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	124
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	119
PMD2	_	—			CTMUMD	CMP2MD	CMP1MD	ADCMD	58
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	154
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	154

TABLE 18-2: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used by the Comparator Module.

PIC18(L)F2X/4XK22

NOTES:

19.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

The Charge Time Measurement Unit (CTMU) is a flexible analog module that provides accurate differential time measurement between pulse sources, as well as asynchronous pulse generation. By working with other on-chip analog modules, the CTMU can be used to precisely measure time, measure capacitance, measure relative changes in capacitance or generate output pulses with a specific time delay. The CTMU is ideal for interfacing with capacitive-based sensors.

The module includes the following key features:

- Up to 28⁽¹⁾ channels available for capacitive or time measurement input
- · On-chip precision current source
- Four-edge input trigger sources
- Polarity control for each edge source
- Control of edge sequence
- Control of response to edges


FIGURE 19-1: CTMU BLOCK DIAGRAM

- · Time measurement resolution of 1 nanosecond
- · High precision time measurement
- Time delay of external or internal signal asynchronous to system clock
- Accurate current source suitable for capacitive measurement

The CTMU works in conjunction with the A/D Converter to provide up to 28⁽¹⁾ channels for time or charge measurement, depending on the specific device and the number of A/D channels available. When configured for time delay, the CTMU is connected to the C12IN1- input of Comparator 2. The level-sensitive input edge sources can be selected from four sources: two external input pins (CTED1/CTED2) or the ECCP1/ (E)CCP2 Special Event Triggers.

Figure 19-1 provides a block diagram of the CTMU.

Note 1: PIC18(L)F2XK22 devices have up to 17 channels available.



19.1 CTMU Operation

The CTMU works by using a fixed current source to charge a circuit. The type of circuit depends on the type of measurement being made. In the case of charge measurement, the current is fixed, and the amount of time the current is applied to the circuit is fixed. The amount of voltage read by the A/D is then a measurement of the capacitance of the circuit. In the case of time measurement, the current, as well as the capacitance of the circuit, is fixed. In this case, the voltage read by the A/D is then representative of the amount of time elapsed from the time the current source starts and stops charging the circuit.

If the CTMU is being used as a time delay, both capacitance and current source are fixed, as well as the voltage supplied to the comparator circuit. The delay of a signal is determined by the amount of time it takes the voltage to charge to the comparator threshold voltage.

19.1.1 THEORY OF OPERATION

The operation of the CTMU is based on the equation for charge:

$$C = I \cdot \frac{dV}{dT}$$

More simply, the amount of charge measured in coulombs in a circuit is defined as current in amperes (*I*) multiplied by the amount of time in seconds that the current flows (*t*). Charge is also defined as the capacitance in farads (*C*) multiplied by the voltage of the circuit (*V*). It follows that:

$$I \cdot t = C \cdot V.$$

The CTMU module provides a constant, known current source. The A/D Converter is used to measure (V) in the equation, leaving two unknowns: capacitance (C) and time (t). The above equation can be used to calculate capacitance or time, by either the relationship using the known fixed capacitance of the circuit:

 $t = (C \cdot V) / I$

or by:

$$C = (I \cdot t) / V$$

using a fixed time that the current source is applied to the circuit.

19.1.2 CURRENT SOURCE

At the heart of the CTMU is a precision current source, designed to provide a constant reference for measurements. The level of current is user-selectable across three ranges or a total of two orders of magnitude, with the ability to trim the output in $\pm 2\%$ increments (nominal). The current range is selected by the IRNG<1:0> bits (CTMUICON<1:0>), with a value of '00' representing the lowest range.

Current trim is provided by the ITRIM<5:0> bits (CTMUICON<7:2>). These six bits allow trimming of the current source in steps of approximately 2% per step. Note that half of the range adjusts the current source positively and the other half reduces the current source. A value of '000000' is the neutral position (no change). A value of '100000' is the maximum negative adjustment (approximately -62%) and '011111' is the maximum positive adjustment (approximately +62%).

19.1.3 EDGE SELECTION AND CONTROL

CTMU measurements are controlled by edge events occurring on the module's two input channels. Each channel, referred to as Edge 1 and Edge 2, can be configured to receive input pulses from one of the edge input pins (CTED1 and CTED2) or ECCPx Special Event Triggers. The input channels are level-sensitive, responding to the instantaneous level on the channel rather than a transition between levels. The inputs are selected using the EDG1SEL and EDG2SEL bit pairs (CTMUCONL<3:2 and 6:5>).

In addition to source, each channel can be configured for event polarity using the EDGE2POL and EDGE1POL bits (CTMUCONL<7,4>). The input channels can also be filtered for an edge event sequence (Edge 1 occurring before Edge 2) by setting the EDGSEQEN bit (CTMUCONH<2>).

19.1.4 EDGE STATUS

The CTMUCONL register also contains two Status bits: EDG2STAT and EDG1STAT (CTMUCONL<1:0>). Their primary function is to show if an edge response has occurred on the corresponding channel. The CTMU automatically sets a particular bit when an edge response is detected on its channel. The level-sensitive nature of the input channels also means that the Status bits become set immediately if the channel's configuration is changed and is the same as the channel's current state. The module uses the edge Status bits to control the current source output to external analog modules (such as the A/D Converter). Current is only supplied to external modules when only one (but not both) of the Status bits is set, and shuts current off when both bits are either set or cleared. This allows the CTMU to measure current only during the interval between edges. After both Status bits are set, it is necessary to clear them before another measurement is taken. Both bits should be cleared simultaneously, if possible, to avoid re-enabling the CTMU current source.

In addition to being set by the CTMU hardware, the edge Status bits can also be set by software. This is also the user's application to manually enable or disable the current source. Setting either one (but not both) of the bits enables the current source. Setting or clearing both bits at once disables the source.

19.1.5 INTERRUPTS

The CTMU sets its interrupt flag (PIR3<2>) whenever the current source is enabled, then disabled. An interrupt is generated only if the corresponding interrupt enable bit (PIE3<2>) is also set. If edge sequencing is not enabled (i.e., Edge 1 must occur before Edge 2), it is necessary to monitor the edge Status bits and determine which edge occurred last and caused the interrupt.

19.2 CTMU Module Initialization

The following sequence is a general guideline used to initialize the CTMU module:

- 1. Select the current source range using the IRNG bits (CTMUICON<1:0>).
- 2. Adjust the current source trim using the ITRIM bits (CTMUICON<7:2>).
- 3. Configure the edge input sources for Edge 1 and Edge 2 by setting the EDG1SEL and EDG2SEL bits (CTMUCONL<3:2 and 6:5>).
- 4. Configure the input polarities for the edge inputs using the EDG1POL and EDG2POL bits (CTMUCONL<4,7>). The default configuration is for negative edge polarity (high-to-low transitions).
- 5. Enable edge sequencing using the EDGSEQEN bit (CTMUCONH<2>). By default, edge sequencing is disabled.
- 6. Select the operating mode (Measurement or Time Delay) with the TGEN bit. The default mode is Time/Capacitance Measurement.
- Discharge the connected circuit by setting the IDISSEN bit (CTMUCONH<1>); after waiting a sufficient time for the circuit to discharge, clear IDISSEN.
- 8. Disable the module by clearing the CTMUEN bit (CTMUCONH<7>).
- 9. Enable the module by setting the CTMUEN bit.
- 10. Clear the Edge Status bits: EDG2STAT and EDG1STAT (CTMUCONL<1:0>).
- 11. Enable both edge inputs by setting the EDGEN bit (CTMUCONH<3>).

Depending on the type of measurement or pulse generation being performed, one or more additional modules may also need to be initialized and configured with the CTMU module:

- Edge Source Generation: In addition to the external edge input pins, both Timer1 and the Output Compare/PWM1 module can be used as edge sources for the CTMU.
- Capacitance or Time Measurement: The CTMU module uses the A/D Converter to measure the voltage across a capacitor that is connected to one of the analog input channels.
- Pulse Generation: When generating system clock independent output pulses, the CTMU module uses Comparator 2 and the associated comparator voltage reference.

19.3 Calibrating the CTMU Module

The CTMU requires calibration for precise measurements of capacitance and time, as well as for accurate time delay. If the application only requires measurement of a relative change in capacitance or time, calibration is usually not necessary. An example of this type of application would include a capacitive touch switch, in which the touch circuit has a baseline capacitance, and the added capacitance of the human body changes the overall capacitance of a circuit.

If actual capacitance or time measurement is required, two hardware calibrations must take place: the current source needs calibration to set it to a precise current, and the circuit being measured needs calibration to measure and/or nullify all other capacitance other than that to be measured.

19.3.1 CURRENT SOURCE CALIBRATION


The current source on board the CTMU module has a range of $\pm 60\%$ nominal for each of three current ranges. Therefore, for precise measurements, it is possible to measure and adjust this current source by placing a high precision resistor, RCAL, onto an unused analog channel. An example circuit is shown in Figure 19-2. The current source measurement is performed using the following steps:

- 1. Initialize the A/D Converter.
- 2. Initialize the CTMU.
- 3. Enable the current source by setting EDG1STAT (CTMUCONL<0>).
- 4. Issue settling time delay.
- 5. Perform A/D conversion.
- 6. Calculate the current source current using I = V/RCAL, where RCAL is a high precision resistance and V is measured by performing an A/D conversion.

The CTMU current source may be trimmed with the trim bits in CTMUICON using an iterative process to get an exact desired current. Alternatively, the nominal value without adjustment may be used; it may be stored by the software for use in all subsequent capacitive or time measurements.

To calculate the value for *RCAL*, the nominal current must be chosen, and then the resistance can be calculated. For example, if the A/D Converter reference voltage is 3.3V, use 70% of full scale, or 2.31V as the desired approximate voltage to be read by the A/D Converter. If the range of the CTMU current source is selected to be 0.55 μ A, the resistor value needed is calculated as *RCAL* = 2.31V/0.55 μ A, for a value of 4.2 M Ω . Similarly, if the current source is chosen to be 5.5 μ A, *RCAL* would be 420,000 Ω , and 42,000 Ω if the current source is set to 55 μ A.

FIGURE 19-2: CTMU CURRENT SOURCE CALIBRATION CIRCUIT



A value of 70% of full-scale voltage is chosen to make sure that the A/D Converter was in a range that is well above the noise floor. Keep in mind that if an exact current is chosen, that is to incorporate the trimming bits from CTMUICON, the resistor value of RCAL may need to be adjusted accordingly. RCAL may also be adjusted to allow for available resistor values. RCAL should be of the highest precision available, keeping in mind the amount of precision needed for the circuit that the CTMU will be used to measure. A recommended minimum would be 0.1% tolerance.

The following examples show one typical method for performing a CTMU current calibration. Example 19-1 demonstrates how to initialize the A/D Converter and the CTMU; this routine is typical for applications using both modules. Example 19-2 demonstrates one method for the actual calibration routine.

EXAMPLE 19-1: SETUP FOR CTMU CALIBRATION ROUTINES

```
#include "p18cxxx.h"
/***********
              *****
void setup(void)
{ //CTMUCONH/1 - CTMU Control registers
   CTMUCONH = 0x00; //make sure CTMU is disabled
  CTMUCONL = 0 \times 90;
  //CTMU continues to run when emulator is stopped, CTMU continues
  //to run in idle mode,Time Generation mode disabled, Edges are blocked
   //No edge sequence order, Analog current source not grounded, trigger
   //output disabled, Edge2 polarity = positive level, Edge2 source =
   //source 0, Edge1 polarity = positive level, Edge1 source = source 0,
   //CTMUICON - CTMU Current Control Register
   CTMUICON = 0x01; //0.55uA, Nominal - No Adjustment
//Setup AD converter;
TRISA=0x04;
                        //set channel 2 as an input
   // Configure AN2 as an analog channel
  ANSELAbits ANSA2=1:
  TRISAbits.TRISA2=1;
  // ADCON2
  ADCON2bits.ADFM=1; // Results format 1= Right justified
ADCON2bits.ACQT=1; // Acquition time 7 = 20TAD 2 = 4TAD 1=2TAD
ADCON2bits.ADCS=2; // Clock conversion bits 6= FOSC/64 2=FOSC/32
  // ADCON1
                    // Vref+ = AVdd
  ADCON1bits.PVCFG0 =0;
  ADCON1bits.NVCFG1 =0;
                         // Vref- = AVss
 // ADCON0
                        // Select ADC channel
  ADCON0bits.CHS=2;
  ADCON0bits.ADON=1; // Turn on ADC
}
```

EXAMPLE 19-2: CURRENT CALIBRATION ROUTINE

```
#include "p18cxxx.h"
#define COUNT 500
                                           //@ 8MHz = 125uS.
#define DELAY for(i=0;i<COUNT;i++)</pre>
#define RCAL .027
                                           //R value is 4200000 (4.2M)
                                           //scaled so that result is in
                                           //1/100th of uA
#define ADSCALE 1023
                                           //for unsigned conversion 10 sig bits
#define ADREF 3.3
                                           //Vdd connected to A/D Vr+
int main (void)
{
   int i;
   int j = 0;
                                          //index for loop
   unsigned int Vread = 0;
   double VTot = 0;
   float Vavg=0, Vcal=0, CTMUISrc = 0; //float values stored for calcs
//assume CTMU and A/D have been setup correctly
//see Example 25-1 for CTMU & A/D setup
setup();
CTMUCONHbits.CTMUEN = 1;
                                          //Enable the CTMU
CTMUCONLbits.EDG1STAT = 0;
                                          // Set Edge status bits to zero
CTMUCONLbits.EDG2STAT = 0;
   for(j=0;j<10;j++)</pre>
   {
       CTMUCONHbits.IDISSEN = 1;
                                           //drain charge on the circuit
       DELAY;
                                           //wait 125us
       CTMUCONHbits.IDISSEN = 0;
                                           //end drain of circuit
       CTMUCONLbits.EDG1STAT = 1;
                                           //Begin charging the circuit
                                           //using CTMU current source
       DELAY;
                                           //wait for 125us
       CTMUCONLbits.EDG1STAT = 0;
                                          //Stop charging circuit
       PIR1bits.ADIF = 0;
                                           //make sure A/D Int not set
       ADCON0bits.GO=1;
                                           //and begin A/D conv.
       while(!PIR1bits.ADIF);
                                           //Wait for A/D convert complete
       Vread = ADRES;
                                          //Get the value from the A/D
       PIR1bits.ADIF = 0;
                                           //Clear A/D Interrupt Flag
       VTot += Vread;
                                          //Add the reading to the total
   }
   Vavg = (float) (VTot/10.000);
                                          //Average of 10 readings
   Vcal = (float) (Vavg/ADSCALE*ADREF);
   CTMUISrc = Vcal/RCAL;
                                           //CTMUISrc is in 1/100ths of uA
```

19.3.2 CAPACITANCE CALIBRATION

There is a small amount of capacitance from the internal A/D Converter sample capacitor as well as stray capacitance from the circuit board traces and pads that affect the precision of capacitance measurements. A measurement of the stray capacitance can be taken by making sure the desired capacitance to be measured has been removed. The measurement is then performed using the following steps:

- 1. Initialize the A/D Converter and the CTMU.
- 2. Set EDG1STAT (= 1).
- 3. Wait for a fixed delay of time *t*.
- 4. Clear EDG1STAT.
- 5. Perform an A/D conversion.
- 6. Calculate the stray and A/D sample capacitances:

 $C_{\text{OFFSET}} = C_{\text{STRAY}} + C_{\text{AD}} = (I \cdot t) / V$

where *I* is known from the current source measurement step, *t* is a fixed delay and *V* is measured by performing an A/D conversion.

This measured value is then stored and used for calculations of time measurement or subtracted for capacitance measurement. For calibration, it is expected that the capacitance of $C_{\text{STRAY}} + C_{\text{AD}}$ is approximately known. *C*_{AD} is approximately 4 pF.

An iterative process may need to be used to adjust the time, t, that the circuit is charged to obtain a reasonable voltage reading from the A/D Converter. The value of t may be determined by setting *COFFSET* to a theoretical value, then solving for t. For example, if *CSTRAY* is theoretically calculated to be 11 pF, and V is expected to be 70% of VDD, or 2.31V, then t would be:

 $(4 \text{ pF} + 11 \text{ pF}) \cdot 2.31 \text{V}/0.55 \ \mu\text{A}$

or 63 µs.

See Example 19-3 for a typical routine for CTMU capacitance calibration.

EXAMPLE 19-3: CAPACITANCE CALIBRATION ROUTINE

```
#include "p18cxxx.h"
#define COUNT 25
                                            //@ 8MHz INTFRC = 62.5 us.
#define ETIME COUNT*2.5
                                            //time in uS
#define DELAY for(i=0;i<COUNT;i++)</pre>
#define ADSCALE 1023
                                            //for unsigned conversion 10 sig
bits
#define ADREF 3.3
                                            //Vdd connected to A/D Vr+
#define RCAL .027
                                            //R value is 4200000 (4.2M)
                                            //scaled so that result is in
                                            //1/100th of uA
int main (void)
{
   int i;
   int j = 0;
                                            //index for loop
   unsigned int Vread = 0;
   float CTMUISrc, CTMUCap, Vavg, VTot, Vcal;
//assume CTMU and A/D have been setup correctly
//see Example 25-1 for CTMU & A/D setup
setup();
CTMUCONHbits.CTMUEN = 1;
                                           //Enable the CTMU
                                            // Set Edge status bits to zero
CTMUCONLbits.EDG1STAT = 0;
CTMUCONLbits.EDG2STAT = 0;
    for(j=0;j<10;j++)</pre>
    {
       CTMUCONHbits.IDISSEN = 1;
                                           //drain charge on the circuit
                                            //wait 125us
       DELAY;
       CTMUCONHbits.IDISSEN = 0;
                                            //end drain of circuit
       CTMUCONLbits.EDG1STAT = 1;
                                            //Begin charging the circuit
                                            //using CTMU current source
       DELAY;
                                            //wait for 125us
       CTMUCONLbits.EDG1STAT = 0;
                                           //Stop charging circuit
       PIR1bits.ADIF = 0;
                                           //make sure A/D Int not set
       ADCON0bits.GO=1;
                                           //and begin A/D conv.
       while(!PIR1bits.ADIF);
                                           //Wait for A/D convert complete
       Vread = ADRES;
                                           //Get the value from the A/D
       PIR1bits.ADIF = 0;
                                            //Clear A/D Interrupt Flag
                                           //Add the reading to the total
       VTot += Vread;
    }
   Vavg = (float) (VTot/10.000);
                                           //Average of 10 readings
   Vcal = (float) (Vavg/ADSCALE*ADREF);
    CTMUISrc = Vcal/RCAL;
                                            //CTMUISrc is in 1/100ths of uA
    CTMUCap = (CTMUISrc*ETIME/Vcal)/100;
```

19.4 Measuring Capacitance with the CTMU

There are two separate methods of measuring capacitance with the CTMU. The first is the absolute method, in which the actual capacitance value is desired. The second is the relative method, in which the actual capacitance is not needed, rather an indication of a change in capacitance is required.

19.4.1 ABSOLUTE CAPACITANCE MEASUREMENT

For absolute capacitance measurements, both the current and capacitance calibration steps found in **Section 19.3 "Calibrating the CTMU Module"** should be followed. Capacitance measurements are then performed using the following steps:

- 1. Initialize the A/D Converter.
- 2. Initialize the CTMU.
- 3. Set EDG1STAT.
- 4. Wait for a fixed delay, *T*.
- 5. Clear EDG1STAT.
- 6. Perform an A/D conversion.
- 7. Calculate the total capacitance, CTOTAL = (I * T)/V, where *I* is known from the current source measurement step (see **Section 19.3.1 "Current Source Calibration"**), *T* is a fixed delay and *V* is measured by performing an A/D conversion.
- 8. Subtract the stray and A/D capacitance (*C*OFFSET from **Section 19.3.2** "**Capacitance Calibration**") from *CTOTAL* to determine the measured capacitance.

19.4.2 RELATIVE CHARGE MEASUREMENT

An application may not require precise capacitance measurements. For example, when detecting a valid press of a capacitance-based switch, detecting a relative change of capacitance is of interest. In this type of application, when the switch is open (or not touched), the total capacitance is the capacitance of the combination of the board traces, the A/D Converter, etc. A larger voltage will be measured by the A/D Converter. When the switch is closed (or is touched), the total capacitance is larger due to the addition of the capacitance of the human body to the above listed capacitances, and a smaller voltage will be measured by the A/D Converter.

Detecting capacitance changes is easily accomplished with the CTMU using these steps:

- 1. Initialize the A/D Converter and the CTMU.
- 2. Set EDG1STAT.
- 3. Wait for a fixed delay.
- 4. Clear EDG1STAT.
- 5. Perform an A/D conversion.

The voltage measured by performing the A/D conversion is an indication of the relative capacitance. Note that in this case, no calibration of the current source or circuit capacitance measurement is needed. See Example 19-4 for a sample software routine for a capacitive touch switch.

EXAMPLE 19-4: ROUTINE FOR CAPACITIVE TOUCH SWITCH

```
#include "p18cxxx.h"
#define COUNT 500
                                          //@ 8MHz = 125uS.
#define DELAY for(i=0;i<COUNT;i++)</pre>
#define OPENSW 1000
                                          //Un-pressed switch value
#define TRIP 300
                                          //Difference between pressed
                                          //and un-pressed switch
#define HYST 65
                                          //amount to change
                                          //from pressed to un-pressed
#define PRESSED 1
#define UNPRESSED 0
int main (void)
{
   unsigned int Vread;
                                         //storage for reading
   unsigned int switchState;
   int i;
   //assume CTMU and A/D have been setup correctly
    //see Example 25-1 for CTMU & A/D setup
   setup();
   CTMUCONHbits.CTMUEN = 1;
                                        // Enable the CTMU
    CTMUCONLbits.EDG1STAT = 0;
                                         // Set Edge status bits to zero
   CTMUCONLbits.EDG2STAT = 0;
                                         //drain charge on the circuit
   CTMUCONHbits.IDISSEN = 1;
                                         //wait 125us
   DELAY;
   CTMUCONHbits.IDISSEN = 0;
                                          //end drain of circuit
   CTMUCONLbits.EDG1STAT = 1;
                                          //Begin charging the circuit
                                          //using CTMU current source
                                          //wait for 125us
    DELAY;
   CTMUCONLbits.EDG1STAT = 0;
                                          //Stop charging circuit
   PIR1bits.ADIF = 0;
                                          //make sure A/D Int not set
   ADCONObits.GO=1;
                                          //and begin A/D conv.
    while(!PIR1bits.ADIF);
                                         //Wait for A/D convert complete
   Vread = ADRES;
                                          //Get the value from the \ensuremath{\mathsf{A}}\xspace/\ensuremath{\mathsf{D}}\xspace
   if(Vread < OPENSW - TRIP)
    {
        switchState = PRESSED;
    }
   else if (Vread > OPENSW - TRIP + HYST)
    {
        switchState = UNPRESSED;
    }
}
```


19.5 Measuring Time with the CTMU Module

Time can be precisely measured after the ratio (C/I) is measured from the current and capacitance calibration step by following these steps:

- 1. Initialize the A/D Converter and the CTMU.
- 2. Set EDG1STAT.
- 3. Set EDG2STAT.
- 4. Perform an A/D conversion.
- 5. Calculate the time between edges as T = (C/I) * V, where *I* is calculated in the current calibration step (Section 19.3.1 "Current Source Calibration"), *C* is calculated in the capacitance calibration step (Section 19.3.2 "Capacitance Calibration") and *V* is measured by performing the A/D conversion.

It is assumed that the time measured is small enough that the capacitance, *C*OFFSET, provides a valid voltage to the A/D Converter. For the smallest time measurement, always set the A/D Channel Select register (AD1CHS) to an unused A/D channel; the corresponding pin for which is not connected to any circuit board trace. This minimizes added stray capacitance, keeping the total circuit capacitance close to that of the A/D Converter itself (4-5 pF). To measure longer time intervals, an external capacitor may be connected to an A/D channel and this channel selected when making a time measurement.

FIGURE 19-3: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR TIME MEASUREMENT



19.6 Creating a Delay with the CTMU Module

A unique feature on board the CTMU module is its ability to generate system clock independent output pulses based on an external capacitor value. This is accomplished using the internal comparator voltage reference module, Comparator 2 input pin and an external capacitor. The pulse is output onto the CTPLS pin. To enable this mode, set the TGEN bit.


See Figure 19-4 for an example circuit. *C*PULSE is chosen by the user to determine the output pulse width on CTPLS. The pulse width is calculated by T = (CPULSE/I) * V, where *I* is known from the current source measurement step (Section 19.3.1 "Current Source Calibration") and *V* is the internal reference voltage (CVREF).

An example use of this feature is for interfacing with variable capacitive-based sensors, such as a humidity sensor. As the humidity varies, the pulse width output on CTPLS will vary. The CTPLS output pin can be connected to an input capture pin and the varying pulse width is measured to determine the humidity in the application.

Follow these steps to use this feature:

- 1. Initialize Comparator 2.
- 2. Initialize the comparator voltage reference.
- 3. Initialize the CTMU and enable time delay generation by setting the TGEN bit.
- 4. Set EDG1STAT.
- 5. When CPULSE charges to the value of the voltage reference trip point, an output pulse is generated on CTPLS.

FIGURE 19-4: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR PULSE DELAY GENERATION



19.7 Operation During Sleep/Idle Modes

19.7.1 SLEEP MODE AND DEEP SLEEP MODES

When the device enters any Sleep mode, the CTMU module current source is always disabled. If the CTMU is performing an operation that depends on the current source when Sleep mode is invoked, the operation may not terminate correctly. Capacitance and time measurements may return erroneous values.

19.7.2 IDLE MODE

The behavior of the CTMU in Idle mode is determined by the CTMUSIDL bit (CTMUCONH<5>). If CTMUSIDL is cleared, the module will continue to operate in Idle mode. If CTMUSIDL is set, the module's current source is disabled when the device enters Idle mode. If the module is performing an operation when Idle mode is invoked, in this case, the results will be similar to those with Sleep mode.

19.8 CTMU Peripheral Module Disable (PMD)

When this peripheral is not used, the Peripheral Module Disable bit can be set to disconnect all clock sources to the module, reducing power consumption to an absolute minimum. See Section 3.6 "Selective Peripheral Module Control".

19.9 Effects of a Reset on CTMU

Upon Reset, all registers of the CTMU are cleared. This leaves the CTMU module disabled, its current source is turned off and all configuration options return to their default settings. The module needs to be re-initialized following any Reset.

If the CTMU is in the process of taking a measurement at the time of Reset, the measurement will be lost. A partial charge may exist on the circuit that was being measured, and should be properly discharged before the CTMU makes subsequent attempts to make a measurement. The circuit is discharged by setting and then clearing the IDISSEN bit (CTMUCONH<1>) while the A/D Converter is connected to the appropriate channel.

19.10 Registers

There are three control registers for the CTMU:

- CTMUCONH
- CTMUCONL
- CTMUICON

The CTMUCONH and CTMUCONL registers (Register 19-1 and Register 19-2) contain control bits for configuring the CTMU module edge source selection, edge source polarity selection, edge sequencing, A/D trigger, analog circuit capacitor discharge and enables. The CTMUICON register (Register 19-3) has bits for selecting the current source range and current source trim.

REGISTER 19-1: CTMUCONH: CTMU CONTROL REGISTER
--

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
CTMUEN	—	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable b	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7		MU Enable bit					
	1 = Module is 0 = Module is						
bit 6		ted: Read as '0	,				
bit 5	-	Stop in Idle Mod					
		ue module ope		evice enters Idl	le mode		
		module operati					
bit 4	TGEN: Time	Generation Ena	ble bit				
		edge delay gen					
1.11.0		edge delay gen	eration				
bit 3	EDGEN: Edg 1 = Edges ar						
	0 = Edges ar						
bit 2	•	Edge Sequenc	e Enable bit				
		vent must occu		2 event can oc	cur		
	0 = No edge	sequence is ne	eded				
bit 1		alog Current So					
	Ų	urrent source ou					
hit O	•	urrent source ou					
bit 0		/IU Special Even	00				
		pecial Event Trig					

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 EDG2POL EDG2SEL<1:0> EDG1POL EDG1SEL1 EDG1SEL0 EDG2STAT EDG1STAT bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 EDG2POL: Edge 2 Polarity Select bit 1 = Edge 2 programmed for a positive edge response 0 = Edge 2 programmed for a negative edge response bit 6-5 EDG2SEL<1:0>: Edge 2 Source Select bits 11 = CTED1 pin 10 = CTED2 pin 01 = ECCP1 Special Event Trigger 00 = ECCP2 Special Event Trigger bit 4 EDG1POL: Edge 1 Polarity Select bit 1 = Edge 1 programmed for a positive edge response 0 = Edge 1 programmed for a negative edge response EDG1SEL<1:0>: Edge 1 Source Select bits bit 3-2 11 = CTED1 pin 10 = CTED2 pin01 = ECCP1 Special Event Trigger 00 = ECCP2 Special Event Trigger EDG2STAT: Edge 2 Status bit bit 1 1 = Edge 2 event has occurred 0 = Edge 2 event has not occurred bit 0 EDG1STAT: Edge 1 Status bit 1 = Edge 1 event has occurred 0 = Edge 1 event has not occurred

REGISTER 19-2: CTMUCONL: CTMU CONTROL REGISTER 1

REGISTER 19-3: CTMUICON: CTMU CURRENT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
		ITRIM<	:5:0>			IRNG	<1:0>				
bit 7							bit C				
Legend:											
R = Readal	ble bit	W = Writable bi	t	U = Unimplem	nented bit, rea	d as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown				
bit 7-2	ITRIM<5:0>	: Current Source	Trim bits								
	011111 = Maximum positive change from nominal current										
	011110										
	•										
	•										
	000001 = N	/linimum positive c	hange from r	nominal current							
		Nominal current ou									
	111111 = N	/inimum negative	change from	nominal curren	t						
	•										
	100010										
	100001 = N	Aaximum negative	change from	nominal currer	nt						
bit 1-0	IRNG<1:0>	: Current Source F	Range Select	bits							
	11 = 100 ×	Base current									

- $10 = 10 \times \text{Base current}$
- 01 = Base current level (0.55 μ A nominal)
- 00 = Current source disabled

TABLE 19-1: REGISTERS ASSOCIATED WITH CTMU MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
CTMUCONH	CTMUEN	_	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG	329
CTMUCONL	EDG2POL	EDG2SE	L<1:0>	EDG1POL	EDG1SI	EL<1:0>	EDG2STAT	EDG1STAT	330
CTMUICON			ITRI	M<5:0>			IRNG	i<1:0>	331
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	CTMUIP	TMR5GIP	TMR3GIP	TMR1GIP	129
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE	125
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF	120
PMD2	_	_	_	_	CTMUMD	CMP2MD	CMP1MD	ADCMD	58

Legend: — = unimplemented, read as '0'. Shaded bits are not used during CTMU operation.

NOTES:

20.0 SR LATCH

The module consists of a single SR Latch with multiple Set and Reset inputs as well as separate latch outputs. The SR Latch module includes the following features:

- · Programmable input selection
- SR Latch output is available internally/externally
- Selectable Q and \overline{Q} output
- · Firmware Set and Reset

The SR Latch can be used in a variety of analog applications, including oscillator circuits, one-shot circuit, hysteretic controllers, and analog timing applications.

20.1 Latch Operation

The latch is a Set-Reset Latch that does not depend on a clock source. Each of the Set and Reset inputs are active-high. The latch can be set or reset by:

- Software control (SRPS and SRPR bits)
- Comparator C1 output (SYNCC1OUT)
- Comparator C2 output (SYNCC2OUT)
- SRI Pin
- Programmable clock (DIVSRCLK)

The SRPS and the SRPR bits of the SRCON0 register may be used to set or reset the SR Latch, respectively. The latch is Reset-dominant. Therefore, if both Set and Reset inputs are high, the latch will go to the Reset state. Both the SRPS and SRPR bits are self resetting which means that a single write to either of the bits is all that is necessary to complete a latch Set or Reset operation.

The output from Comparator C1 or C2 can be used as the Set or Reset inputs of the SR Latch. The output of either Comparator can be synchronized to the Timer1 clock source. See Section 18.0 "Comparator Module" and Section 12.0 "Timer1/3/5 Module with Gate Control" for more information.

An external source on the SRI pin can be used as the Set or Reset inputs of the SR Latch.

An internal clock source, DIVSRCLK, is available and it can periodically set or reset the SR Latch. The SRCLK<2:0> bits in the SRCON0 register are used to select the clock source period. The SRSCKE and SRRCKE bits of the SRCON1 register enable the clock source to set or reset the SR Latch, respectively.

20.2 Latch Output

The SRQEN and SRNQEN bits of the SRCON0 register control the Q and \overline{Q} latch outputs. Both of the SR Latch outputs may be directly output to I/O pins at the same time. Control is determined by the state of bits SRQEN and SRNQEN in the SRCON0 register.


The applicable TRIS bit of the corresponding port must be cleared to enable the port pin output driver.


20.3 DIVSRCLK Clock Generation


The DIVSRCLK clock signal is generated from the peripheral clock which is pre-scaled by a value determined by the SRCLK<2:0> bits. See Figure 20-2 and Table for additional detail.

20.4 Effects of a Reset

Upon any device Reset, the SR Latch is not initialized, and the SRQ and SRNQ outputs are unknown. The user's firmware is responsible to initialize the latch output before enabling it to the output pins.







SRCLK<2:0>	Divider	Fosc = 20 MHz	Fosc = 16 MHz	Fosc = 8 MHz	Fosc = 4 MHz	Fosc = 1 MHz
111	512	25.6 μs	32 μs	64 μs	128 μs	512 μs
110	256	12.8 μs	16 μs	32 μs	64 μs	256 μs
101	128	6.4 μs	8 μs	16 μs	32 μs	128 μs
100	64	3.2 μs	4 μs	8 μs	16 μs	64 μs
011	32	1.6 μs	2 μs	4 μs	8 μs	32 μs
010	16	0.8 μs	1 μs	2 μs	4 μs	16 μs
001	8	0.4 μs	0.5 μs	1 μs	2 μs	8 μs
000	4	0.2 μs	0.25 μs	0.5 μs	1 μs	4 μs

TABLE 20-1: DIVSRCLK FREQUENCY TABLE

REGISTER 20-1: SRCON0: SR LATCH CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SRLEN		SRCLK<2:0>		SRQEN	SRNQEN	SRPS	SRPR
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	C = Clearable only bit
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	SRLEN: SR Latch Enable bit ⁽¹⁾ 1 = SR latch is enabled
bit 6-4	 0 = SR latch is disabled SRCLK<2:0>: SR Latch Clock Divider Bits 000 = Generates a 2 Tosc wide pulse on DIVSRCLK every 4 peripheral clock cycles 001 = Generates a 2 Tosc wide pulse on DIVSRCLK every 8 peripheral clock cycles 010 = Generates a 2 Tosc wide pulse on DIVSRCLK every 16 peripheral clock cycles 011 = Generates a 2 Tosc wide pulse on DIVSRCLK every 32 peripheral clock cycles 010 = Generates a 2 Tosc wide pulse on DIVSRCLK every 64 peripheral clock cycles 101 = Generates a 2 Tosc wide pulse on DIVSRCLK every 128 peripheral clock cycles 101 = Generates a 2 Tosc wide pulse on DIVSRCLK every 256 peripheral clock cycles 111 = Generates a 2 Tosc wide pulse on DIVSRCLK every 512 peripheral clock cycles
bit 3	SRQEN: SR Latch Q Output Enable bit 1 = Q is present on the SRQ pin 0 = Q is internal only
bit 2	SRNQEN: SR Latch \overline{Q} Output Enable bit 1 = \overline{Q} is present on the SRNQ pin 0 = \overline{Q} is internal only
bit 1	SRPS: Pulse Set Input of the SR Latch bit ⁽²⁾ 1 = Pulse set input for 2 Tosc clock cycles 0 = No effect on set input
bit 0	 SRPR: Pulse Reset Input of the SR Latch bit⁽²⁾ 1 = Pulse reset input for 2 Tosc clock cycles 0 = No effect on Reset input
Note 1:	Changing the SRCLK bits while the SR latch is enabled may cause false triggers to the set and Reset inputs of the latch.
2:	Set only, always reads back '0'.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
SRSPE	SRSCKE	SRSC2E	SRSC1E	SRRPE	SRRCKE	SRRC2E	SRRC1E			
bit 7							bit			
Legend:										
R = Readable	a hit	W = Writable	bit	U = Unimplei	mented	C = Clearable	only hit			
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkl	•			
	TOR				areu					
bit 7	SRSPE: SR I	Latch Peripher	al Set Enable b	pit						
		status sets SR								
	0 = SRI pin s	status has no e	ffect on SR La	tch						
bit 6	SRSCKE: SF	R Latch Set Clo	ock Enable bit							
		of SR latch is								
		t of SR latch is	•	n DIVSRCLK						
bit 5	SRSC2E: SR Latch C2 Set Enable bit 1 = C2 Comparator output sets SR Latch									
		parator output : parator output		n SR Latch						
bit 4		Latch C1 Set								
	1 = C1 Com	parator output	sets SR Latch							
	0 = C1 Com	parator output	has no effect o	n SR Latch						
bit 3	SRRPE: SR	Latch Peripher	al Reset Enabl	e bit						
		esets SR Latcl								
	•	nas no effect o								
bit 2		R Latch Reset								
		put of SR latch put of SR latch			<					
bit 1	•	R Latch C2 Res	•		,					
		parator output		h						
		parator output								
bit 0	SRRC1E: SR	R Latch C1 Res	et Enable bit							
	1 = C1 Com	parator output	resets SR Lato	h						
	0 = C1 Com	parator output	has no effect o	n SR Latch						

REGISTER 20-2: SRCON1: SR LATCH CONTROL REGISTER 1

TABLE 20-2: REGISTERS ASSOCIATED WITH THE SR LATCH	
--	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
SRCON0	SRLEN	S	RCLK<2:0>	>	SRQEN	SRNQEN	SRPS	SRPR	335
SRCON1	SRSPE	SRSCKE	SRSC2E	SRSC1E	SRRPE	SRRCKE	SRRC2E	SRRC1E	336
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	154
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	154
WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	155

Legend: Shaded bits are not used with this module.

21.0 FIXED VOLTAGE REFERENCE (FVR)

The Fixed Voltage Reference, or FVR, is a stable voltage reference, independent of VDD, with 1.024V, 2.048V or 4.096V selectable output levels. The output of the FVR can be configured to supply a reference voltage to the following:

- ADC input channel
- · ADC positive reference
- · Comparator positive input
- Digital-to-Analog Converter (DAC)

The FVR can be enabled by setting the FVREN bit of the VREFCON0 register.

21.1 Independent Gain Amplifiers


The output of the FVR supplied to the ADC, Comparators and DAC is routed through an independent programmable gain amplifier. The amplifier can be configured to amplify the 1.024V reference voltage by 1x, 2x or 4x, to produce the three possible voltage levels.

The FVRS<1:0> bits of the VREFCON0 register are used to enable and configure the gain amplifier settings for the reference supplied to the DAC and Comparator modules. When the ADC module is configured to use the FVR output, (FVR BUF2) the reference is buffered through an additional unity gain amplifier. This buffer is disabled if the ADC is not configured to use the FVR.

For specific use of the FVR, refer to the specific module sections: Section 17.0 "Analog-to-Digital Converter (ADC) Module", Section 22.0 "Digital-to-Analog Converter (DAC) Module" and Section 18.0 "Comparator Module".

21.2 FVR Stabilization Period

When the Fixed Voltage Reference module is enabled, it requires time for the reference and amplifier circuits to stabilize. Once the circuits stabilize and are ready for use, the FVRST bit of the VREFCON0 register will be set. See **Section 27.0 "Electrical Characteristics"** for the minimum delay requirement.



© 2010 Microchip Technology Inc.

R/W-0	R/W-0	R/W-0	R/W-1	U-0	U-0	U-0	U-0
FVREN	FVRST	FVRS	S<1:0>	_	—	—	-
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is un	changed	x = Bit is unk	nown	-n/n = Value	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is s	et	'0' = Bit is cle	ared				
bit 6	1 = Fixed Vo FVRST: Fixed 0 = Fixed Vo	Itage Reference Itage Reference d Voltage Refe Itage Reference Itage Reference	e is enabled rence Ready e output is no	ot ready or not e	enabled		
bit 5-4	00 = Fixed Vo 01 = Fixed Vo 10 = Fixed Vo	oltage Referen	ce Peripheral ce Peripheral ce Peripheral		.048V) ⁽¹⁾		
bit 3-2	Reserved: R	ead as '0'. Mai	ntain these bi	ts clear.			
bit 1-0	Unimplemen	ted: Read as	0'.				
NI. (· · · · · · · · · · · · · · · · · · ·					

REGISTER 21-1: VREFCON0: FIXED VOLTAGE REFERENCE CONTROL REGISTER

Note 1: Fixed Voltage Reference output cannot exceed VDD.

TABLE 21-1: SUMMARY OF REGISTERS ASSOCIATED WITH FIXED VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
VREFCON0	FVREN	FVRST	FVRS	<1:0>	_	_	_	_	338

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used by the FVR module.

22.0 DIGITAL-TO-ANALOG CONVERTER (DAC) MODULE

The Digital-to-Analog Converter supplies a variable voltage reference, ratiometric with the input source, with 32 selectable output levels.

The input of the DAC can be connected to:

- External VREF pins
- VDD supply voltage
- FVR (Fixed Voltage Reference)

The output of the DAC can be configured to supply a reference voltage to the following:

- Comparator positive input
- ADC input channel
- DACOUT pin

The Digital-to-Analog Converter (DAC) can be enabled by setting the DACEN bit of the VREFCON1 register.

22.1 Output Voltage Selection

The DAC has 32 voltage level ranges. The 32 levels are set with the DACR<4:0> bits of the VREFCON2 register.

The DAC output voltage is determined by the following equations:

EQUATION 22-1: DAC OUTPUT VOLTAGE

VOUT =
$$\left((VSRC+ - VSRC-) \times \frac{DACR < 4:0>}{2^5} \right) + VSRC-$$

VSRC+ = VDD, VREF+ or FVR1
VSRC- = VSS or VREF-

22.2 Ratiometric Output Level

The DAC output value is derived using a resistor ladder with each end of the ladder tied to a positive and negative voltage reference input source. If the voltage of either input source fluctuates, a similar fluctuation will result in the DAC output value.

The value of the individual resistors within the ladder can be found in **Section 27.0** "**Electrical Characteristics**".

22.3 Low-Power Voltage State

In order for the DAC module to consume the least amount of power, one of the two voltage reference input sources to the resistor ladder must be disconnected. Either the positive voltage source, (VSRC+), or the negative voltage source, (VSRC-) can be disabled. The negative voltage source is disabled by setting the DACLPS bit in the VREFCON1 register. Clearing the DACLPS bit in the VREFCON1 register disables the positive voltage source.

22.4 Output Clamped to Positive Voltage Source

The DAC output voltage can be set to VSRC+ with the least amount of power consumption by performing the following:

- Clearing the DACEN bit in the VREFCON1 register.
- Setting the DACLPS bit in the VREFCON1 register.
- Configuring the DACPSS bits to the proper positive source.
- Configuring the DACRx bits to '11111' in the VREFCON2 register.

This is also the method used to output the voltage level from the FVR to an output pin. See **Section 22.6 "DAC Voltage Reference Output"** for more information.

22.5 Output Clamped to Negative Voltage Source

The DAC output voltage can be set to VsRC- with the least amount of power consumption by performing the following:

- Clearing the DACEN bit in the VREFCON1 register.
- Clearing the DACLPS bit in the VREFCON1 register.
- Configuring the DACPSS bits to the proper negative source.
- Configuring the DACRx bits to '00000' in the VREFCON2 register.


This allows the comparator to detect a zero-crossing while not consuming additional current through the DAC module.

22.6 DAC Voltage Reference Output


The DAC can be output to the DACOUT pin by setting the DACOE bit of the VREFCON1 register to '1'. Selecting the DAC reference voltage for output on the DACOUT pin automatically overrides the digital output buffer and digital input threshold detector functions of that pin. Reading the DACOUT pin when it has been configured for DAC reference voltage output will always return a '0'.

Due to the limited current drive capability, a buffer must be used on the DAC voltage reference output for external connections to DACOUT. Figure 22-2 shows an example buffering technique.

FIGURE 22-1: DIGITAL-TO-ANALOG CONVERTER BLOCK DIAGRAM







22.7 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the VREFCON1 register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

22.8 Effects of a Reset

A device Reset affects the following:

- DAC is disabled
- DAC output voltage is removed from the DACOUT pin
- The DAC1R<4:0> range select bits are cleared

REGISTER 22-1: VREFCON1: VOLTAGE REFERENCE CONTROL REGISTER 0

R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0
DACEN	DACLPS	DACOE	_	DACPS	SS<1:0>	—	DACNSS
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	DACEN: DAC Enable bit 1 = DAC is enabled 0 = DAC is disabled
bit 6	 DACLPS: DAC Low-Power Voltage Source Select bit 1 = DAC Positive reference source selected 0 = DAC Negative reference source selected
bit 5	DACOE: DAC Voltage Output Enable bit 1 = DAC voltage level is also an output on the DACOUT pin 0 = DAC voltage level is disconnected from the DACOUT pin
bit 4	Unimplemented: Read as '0'
bit 3-2	DACPSS<1:0>: DAC Positive Source Select bits 00 = VDD 01 = VREF+ 10 = FVR BUF1 output 11 = Reserved, do not use
bit 1	Unimplemented: Read as '0'
bit 0	DACNSS: DAC Negative Source Select bits 1 = VREF- 0 = VSS

REGISTER 22-2: VREFCON2: VOLTAGE REFERENCE CONTROL REGISTER 1

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	_	_			DACR<4:0>					
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
u = Bit is unch	it is unchanged x = Bit is unknown				vn -n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is cle	ared							

bit 7-5 Unimplemented: Read as '0'

bit 4-0 DACR<4:0>: DAC Voltage Output Select bits VOUT = ((VSRC+) - (VSRC-))*(DACR<4:0>/(2⁵)) + VSRC-

TABLE 22-1: REGISTERS ASSOCIATED WITH DAC MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
VREFCON0	FVREN	FVRST	FVRS<1:0>		_	—	—	_	338
VREFCON1	DACEN	DACLPS	DACOE	_	DACPS	S<1:0>	—	DACNSS	341
VREFCON2			_	— DACR<4:0>					342

Legend: — = Unimplemented locations, read as '0'. Shaded bits are not used by the DAC module.

23.0 HIGH/LOW-VOLTAGE DETECT (HLVD)

The PIC18(L)F2X/4XK22 devices have a High/Low-Voltage Detect module (HLVD). This is a programmable circuit that sets both a device voltage trip point and the direction of change from that point. If the device experiences an excursion past the trip point in that direction, an interrupt flag is set. If the interrupt is enabled, the program execution branches to the interrupt vector address and the software responds to the interrupt. The High/Low-Voltage Detect Control register (Register 23-1) completely controls the operation of the HLVD module. This allows the circuitry to be "turned off" by the user under software control, which minimizes the current consumption for the device.

The module's block diagram is shown in Figure 23-1.

REGISTER 23-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER

R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
VDIRMAG	BGVST	IRVST	HLVDEN		HLVD	L<3:0>	
bit 7				·			bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set	:	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7		oltage Directio	•				
			U		oint (HLVDL<3:0	,	
1.1.0			•	•	point (HLVDL<	3:0>)	
bit 6		-	-	able Status Fla	ag bit		
		and gap voltag					
bit 5		all Reference \					
bit 0			0	0	e interrupt flag	at the specified	voltage range
	0 = Indicates	that the voltage	ge detect logic		ate the interrup		
bit 4	HLVDEN: Hig	gh/Low-Voltage	Detect Power	r Enable bit			
	1 = HLVD en 0 = HLVD dis						
bit 3-0	HLVDL<3:0>	: Voltage Dete	ction Level bits	₅ (1)			
	1111 = Exter	nal analog inpu	ut is used (inpu	ut comes from	the HLVDIN pin	ı)	
	1110 = Maxir	mum setting					
	•						
	•						
	0000 = Minim	num setting					
Note 1: See	e Table 27-4 for	- specifications					

The module is enabled by setting the HLVDEN bit (HLVDCON<4>). Each time the HLVD module is enabled, the circuitry requires some time to stabilize. The IRVST bit (HLVDCON<5>) is a read-only bit used to indicate when the circuit is stable. The module can only generate an interrupt after the circuit is stable and IRVST is set.

The VDIRMAG bit (HLVDCON<7>) determines the overall operation of the module. When VDIRMAG is cleared, the module monitors for drops in VDD below a predetermined set point. When the bit is set, the module monitors for rises in VDD above the set point.

23.1 Operation


When the HLVD module is enabled, a comparator uses an internally generated reference voltage as the set point. The set point is compared with the trip point, where each node in the resistor divider represents a trip point voltage. The "trip point" voltage is the voltage level at which the device detects a high or low-voltage event, depending on the configuration of the module.

When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the internal reference voltage generated by the voltage reference module. The comparator then generates an interrupt signal by setting the HLVDIF bit.

The trip point voltage is software programmable to any of 16 values. The trip point is selected by programming the HLVDL<3:0> bits (HLVDCON<3:0>).

The HLVD module has an additional feature that allows the user to supply the trip voltage to the module from an external source. This mode is enabled when bits, HLVDL<3:0>, are set to '1111'. In this state, the comparator input is multiplexed from the external input pin, HLVDIN. This gives users the flexibility of configuring the High/Low-Voltage Detect interrupt to occur at any voltage in the valid operating range.





23.2 HLVD Setup

To set up the HLVD module:

- 1. Select the desired HLVD trip point by writing the value to the HLVDL<3:0> bits.
- 2. Set the VDIRMAG bit to detect high voltage (VDIRMAG = 1) or low voltage (VDIRMAG = 0).
- 3. Enable the HLVD module by setting the HLVDEN bit.
- 4. Clear the HLVD interrupt flag (PIR2<2>), which may have been set from a previous interrupt.
- If interrupts are desired, enable the HLVD interrupt by setting the HLVDIE and GIE/GIEH bits (PIE2<2> and INTCON<7>, respectively).

An interrupt will not be generated until the IRVST bit is set.

Note: Before changing any module settings (VDIRMAG, HLVDL<3:0>), first disable the module (HLVDEN = 0), make the changes and re-enable the module. This prevents the generation of false HLVD events.

23.3 Current Consumption


When the module is enabled, the HLVD comparator and voltage divider are enabled and consume static current. The total current consumption, when enabled, is specified in **Section 27.0** "**Electrical Characteristics**". Depending on the application, the HLVD module does not need to operate constantly. To reduce current requirements, the HLVD circuitry may only need to be enabled for short periods where the voltage is checked. After such a check, the module could be disabled.


23.4 HLVD Start-up Time

The internal reference voltage of the HLVD module, specified in **Section 27.0 "Electrical Characteristics"**, may be used by other internal circuitry, such as the programmable Brown-out Reset. If the HLVD or other circuits using the voltage reference are disabled to lower the device's current consumption, the reference voltage circuit will require time to become stable before a low or high-voltage condition can be reliably detected. This start-up time, TIRVST, is an interval that is independent of device clock speed.

The HLVD interrupt flag is not enabled until TIRVST has expired and a stable reference voltage is reached. For this reason, brief excursions beyond the set point may not be detected during this interval (see Figure 23-2 or Figure 23-3).








23.5 Applications

In many applications, it is desirable to detect a drop below, or rise above, a particular voltage threshold. For example, the HLVD module could be periodically enabled to detect Universal Serial Bus (USB) attach or detach. This assumes the device is powered by a lower voltage source than the USB when detached. An attach would indicate a high-voltage detect from, for example, 3.3V to 5V (the voltage on USB) and vice versa for a detach. This feature could save a design a few extra components and an attach signal (input pin).

For general battery applications, Figure 23-4 shows a possible voltage curve. Over time, the device voltage decreases. When the device voltage reaches voltage VA, the HLVD logic generates an interrupt at time, TA. The interrupt could cause the execution of an ISR, which would allow the application to perform "house-keeping tasks" and a controlled shutdown before the device voltage exits the valid operating range at TB. This would give the application a time window, represented by the difference between TA and TB, to safely exit.



23.6 Operation During Sleep

When enabled, the HLVD circuitry continues to operate during Sleep. If the device voltage crosses the trip point, the HLVDIF bit will be set and the device will wake-up from Sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

23.7 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the HLVD module to be turned off.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
HLVDCON	VDIRMAG	BGVST	IRVST	HLVDEN		HLVDI	_<3:0>		343
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	115
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	128
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	124
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	119
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	154

TABLE 23-1: REGISTERS ASSOCIATED WITH HIGH/LOW-VOLTAGE DETECT MODULE

Legend: — = unimplemented locations, read as '0'. Shaded bits are unused by the HLVD module.

NOTES:

24.0 SPECIAL FEATURES OF THE CPU

PIC18(L)F2X/4XK22 devices include several features intended to maximize reliability and minimize cost through elimination of external components. These are:

- · Oscillator Selection
- Resets:
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
- Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Code Protection
- ID Locations
- In-Circuit Serial Programming[™]

The oscillator can be configured for the application depending on frequency, power, accuracy and cost. All of the options are discussed in detail in Section 2.0 "Oscillator Module (With Fail-Safe Clock Monitor)".

A complete discussion of device Resets and interrupts is available in previous sections of this data sheet.

In addition to their Power-up and Oscillator Start-up Timers provided for Resets, PIC18(L)F2X/4XK22 devices have a Watchdog Timer, which is either permanently enabled via the Configuration bits or software controlled (if configured as disabled).

The inclusion of an internal RC oscillator also provides the additional benefits of a Fail-Safe Clock Monitor (FSCM) and Two-Speed Start-up. FSCM provides for background monitoring of the peripheral clock and automatic switchover in the event of its failure. Two-Speed Start-up enables code to be executed almost immediately on start-up, while the primary clock source completes its start-up delays.

All of these features are enabled and configured by setting the appropriate Configuration register bits.

24.1 Configuration Bits

The Configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h-3FFFFFh), which can only be accessed using table reads and table writes.

Programming the Configuration registers is done in a manner similar to programming the Flash memory. The WR bit in the EECON1 register starts a self-timed write to the Configuration register. In normal operation mode, a TBLWT instruction with the TBLPTR pointing to the Configuration register sets up the address and the data for the Configuration register write. Setting the WR bit starts a long write to the Configuration registers are written a byte at a time. To write or erase a configuration cell, a TBLWT instruction can write a '1' or a '0' into the cell. For additional details on Flash programming, refer to Section 6.5 "Writing to Flash Program Memory".

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300000h	CONFIG1L	—		—	—	—	—			0000 0000
300001h	CONFIG1H	IESO	FCMEN	PRICLKEN	PLLCFG		FOSC	<3:0>		0010 0101
300002h	CONFIG2L	—	_	—	BOR\	/<1:0>	BORE	N<1:0>	PWRTEN	0001 1111
300003h	CONFIG2H	—	_		WDPS<3:0> WDTEN			N<1:0>	0011 1111	
300004h	CONFIG3L	—	_	_	_	_	_	_	_	0000 0000
300005h	CONFIG3H	MCLRE	_	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	1011 1111
300006h	CONFIG4L	DEBUG	XINST	—	_	_	LVP ⁽¹⁾	_	STRVEN	1000 0101
300007h	CONFIG4H	—	_	_	_	_	_	_	_	1111 1111
300008h	CONFIG5L	—	_	_	_	CP3 ⁽²⁾	CP2 ⁽²⁾	CP1	CP0	0000 1111
300009h	CONFIG5H	CPD	CPB	—	_	_	_	_	_	1100 0000
30000Ah	CONFIG6L	—	_	_	_	WRT3 ⁽²⁾	WRT2 ⁽²⁾	WRT1	WRT0	0000 1111
30000Bh	CONFIG6H	WRTD	WRTB	WRTC ⁽³⁾	_	_	_	_	_	1110 0000
30000Ch	CONFIG7L	—	—	_	_	EBTR3 ⁽²⁾	EBTR2 ⁽²⁾	EBTR1	EBTR0	0000 1111
30000Dh	CONFIG7H	—	EBTRB	_	_	_		_	_	0100 0000
3FFFFEh	DEVID1 ⁽⁴⁾		DEV<2:0	>			বর্ববর বর্ববর			
3FFFFFh	DEVID2 ⁽⁴⁾				DEV<10:3>				0101 qqqq	

TABLE 24-1: CONFIGURATION BITS AND DEVICE IDs

Legend: -= unimplemented, q = value depends on condition. Shaded bits are unimplemented, read as '0'.

Note 1: Can only be changed when in high voltage programming mode.

2: Available on PIC18(L)FX5K22 and PIC18(L)FX6K22 devices only.

3: In user mode, this bit is read-only and cannot be self-programmed.

4: See Register 24-12 and Register 24-13 for DEVID values. DEVID registers are read-only and cannot be programmed by the user.

R/P-0	R/P-0	R/P-1	R/P-0	R/P-0	R/P-1	R/P-0	R/P-1
IESO	FCMEN	PRICLKEN	PLLCFG		FOSC	<3:0>	
bit 7							bit (
Legend:							
R = Readable	e bit	P = Programn	nable bit	U = Unimplen	nented bit, read	1 as '0'	
	nen device is ur	•		x = Bit is unkr			
					-		
bit 7	IESO ⁽¹⁾ : Inte	rnal/External Os	scillator Switch	nover bit			
	1 = Oscillato	r Switchover mo	de enabled				
		r Switchover mo					
bit 6		ail-Safe Clock N		e bit			
		Clock Monitor					
		Clock Monitor					
bit 5		Primary Clock E					
		Clock is always Clock can be dis		vare			
hit 1		x PLL Enable bi	•	ware			
bit 4		always enabled		ultiplied by 4			
		is under softwar			E<6>)		
bit 3-0		: Oscillator Sele		,	,		
		ernal RC oscillat		unction on RA6			
		ernal RC oscillat					
		oscillator (low p					
		oscillator, CLKO oscillator (medi i				lz)	
		oscillator, CLKO) kHz-16 MHz)	
		rnal oscillator bl				,	
	1000 = Inte	rnal oscillator bl	ock				
		ernal RC oscillat					
		ernal RC oscillat			2		
		oscillator (high) oscillator, CLKO			nower >16 MH	47)	
		oscillator (medi					
	0010= HS	oscillator (high					
	0001= XT o						
	0000= LP c	oscillator					

REGISTER 24-1: CONFIG1H: CONFIGURATION REGISTER 1 HIGH

Note 1: When FOSC<3:0> is configured for HS, XT, or LP oscillator and FCMEN bit is set, then the IESO bit should also be set to prevent a false failed clock indication and to enable automatic clock switch over from the internal oscillator block to the external oscillator when the OST times out.

REGISTER 24-2: CONFIG2L: CONFIGURATION REGISTER 2 LOW

U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
_	—	—	BORV	/<1:0> ⁽¹⁾	BOREN	<1:0> ⁽²⁾	PWRTEN ⁽²⁾
bit 7	•				•		bit 0
Legend:							
R = Readable bit		P = Programmat	ole bit	U = Unimpleme	nted bit, read as '	0'	
-n = Value when	device is unprogr	ammed		x = Bit is unkno	wn		
bit 7-5	Unimplemente	d: Read as '0'					
bit 4-3	BORV<1:0>: Br	rown-out Reset Vo	oltage bits ⁽¹⁾				
	11 = VBOR set t						
	10 = VBOR set to 01 = VBOR set to						
		o 2.85V nominal					
bit 2-1		Brown-out Reset I	Enable bite(2)				
01(2-1				y (SBOREN is disa	abled)		
				y and disabled in S			
	(SBOREN	v is disabled)					
				y software (SBOF	REN is enabled)		
		it Reset disabled i		d software			
bit 0		er-up Timer Enab	le bit ⁽²⁾				
	1 = PWRT disat						
				age, PIC18(L)F2X set. allowing these			untura II a al

2: The Power-up Timer is decoupled from Brown-out Reset, allowing these features to be independently controlled.

U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
	_		WDTI	PS<3:0>		WDTEI	N<1:0>
bit 7							bit (
Legend:							
R = Readable	e bit	P = Programma	ble bit	U = Unimpleme	nted bit, read as '(כי	
-n = Value wh	ien device is unprog	rammed		x = Bit is unkno	wn		
bit 7-6	Unimplemente	ed: Read as '0'					
bit 5-2	•	Watchdog Timer I	Postecala Salac	t bite			
bit 3-2	1111 = 1:32,76	-	Usiscale Selec				
	1110 = 1:16,38						
	1101 = 1:8,192						
	1100 = 1:4,096						
	1011 = 1:2,048	3					
	1010 = 1:1,024	Ļ					
	1001 = 1:512						
	1000 = 1:256						
	0111 = 1:128						
	0110 = 1:64						
	0101 = 1:32						
	0100 = 1:16						
	0011 = 1:8						
	0010 = 1:4 0001 = 1:2						
	0000 = 1:1						
bit 1-0		Motobdog Timor	Enchla hita				
DIL I-U		Watchdog Timer bled in hardware;		ablad			
		trolled by the SWE		sableu			
		•		od whon dovico is	in Sleep; SWDTE	N bit disabled	
		bled in hardware;			in Sleep, SWDTE		

REGISTER 24-3: CONFIG2H: CONFIGURATION REGISTER 2 HIGH

R/P-1	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
MCLR	E —	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX
bit 7		·		·			bit (
Legend:							
R = Read		P = Programr	nable bit	-	nented bit, read	d as '0'	
-n = Value	e when device is ur	programmed		x = Bit is unki	nown		
bit 7	1 = MCLR pi	LR Pin Enable n enabled; RE3 it pin enabled; I	input pin disa				
bit 6	Unimplemer	nted: Read as '	0'				
bit 5	P2BMX: P2E 1 = P2B is or P2B is or 0 = P2B is or	n RD2 ⁽²⁾					
bit 4	T3CMX: Tim 1 = T3CKI is 0 = T3CKI is		MUX bit				
bit 3	1 = HFINTOS	INTOSC Fast S SC starts clocki em clock is held	ng the CPU w			to stabilize	
bit 2	0 = CCP3 in	CP3 MUX bit out/output is mu out/output is mu out/output is mu	Itiplexed with	RC6 ⁽¹⁾			
bit 1	1 = ANSELB	ORTB A/D Enal <5:0> resets to <5:0> resets to	1, PORTB<5:				
bit 0		CP2 MUX bit out/output is mu out/output is mu					
Note 1: 2:	PIC18(L)F2XK22 PIC18(L)F4XK22						

REGISTER 24-4: CONFIG3H: CONFIGURATION REGISTER 3 HIGH

R/P-1	R/P-0	U-0	U-0	U-0	R/P-1	U-0	R/P-1			
DEBUG ⁽²⁾	XINST	_	_	_	LVP ⁽¹⁾	_	STVREN			
bit 7							bit 0			
Legend:										
R = Readable	e bit	P = Programma	ble bit	U = Unimpleme	ented bit, read as	'0'				
-n = Value wh	nen device is unprog	grammed		x = Bit is unkno	own					
bit 7	DEBUG: Backg	ground Debugger	Enable bit ⁽²⁾							
	•	00		0	general purpose	•				
	0 = Background	d debugger enab	led, RB6 and RE	37 are dedicated	to In-Circuit Deb	ug				
bit 6		ed Instruction Se								
		set extension and set extension and		0	bled bled (Legacy mo	de)				
bit 5-3	Unimplemente			-						
bit 2	LVP: Single-Su	pply ICSP Enabl	e bit							
	0 11	oly ICSP enabled								
	0 = Single-Sup	0 = Single-Supply ICSP disabled								
bit 1	Unimplemente	Unimplemented: Read as '0'								
bit 0	STVREN: Stack	STVREN: Stack Full/Underflow Reset Enable bit								
	1 = Stack full/underflow will cause Reset									
	0 = Stack full/underflow will not cause Reset									
Note 1: C	Can only be changed	d by a programm	er in high-voltag	e programming i	mode.					

REGISTER 24-5: CONFIG4L: CONFIGURATION REGISTER 4 LOW

Control of the second se

REGISTER 24-6: CONFIG5L: CONFIGURATION REGISTER 5 LOW

U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1
—	—		—	CP3 ⁽¹⁾	CP2 ⁽¹⁾	CP1	CP0
bit 7							bit 0

Legend:

1	R = Readable bit	U = Unimplemented bit, read as '0'
-	-n = Value when device is unprogrammed	C = Clearable only bit

bit 7-4	Unimplemented: Read as '0'
bit 3	CP3: Code Protection bit ⁽¹⁾
	1 = Block 3 not code-protected 0 = Block 3 code-protected
bit 2	CP2: Code Protection bit ⁽¹⁾
	1 = Block 2 not code-protected0 = Block 2 code-protected
bit 1	CP1: Code Protection bit
	1 = Block 1 not code-protected
	0 = Block 1 code-protected
bit 0	CP0: Code Protection bit
	1 = Block 0 not code-protected
	0 = Block 0 code-protected

Note 1: Available on PIC18(L)FX5K22 and PIC18(L)FX6K22 devices.

REGISTER 24-7: CONFIG5H: CONFIGURATION REGISTER 5 HIGH

R/C-1	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0		
CPD	СРВ		_	_	_	_	—		
bit 7									
Legend:									
R = Readable bit				U = Unimplemented bit, read as '0'					
-n = Value when device is unprogrammed				C = Clearable only bit					

bit 7	CPD: Data EEPROM Code Protection bit
	1 = Data EEPROM not code-protected
	0 = Data EEPROM code-protected
bit 6	CPB: Boot Block Code Protection bit
	1 = Boot Block not code-protected
	0 = Boot Block code-protected

bit 5-0 Unimplemented: Read as '0'

REGISTER 24-8: CONFIG6L: CONFIGURATION REGISTER 6 LOW

U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1
—	—	—	—	WRT3 ⁽¹⁾	WRT2 ⁽¹⁾	WRT1	WRT0
bit 7							bit 0

Legend:	
R = Readable bit	U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed	C = Clearable only bit

bit 7-4	Unimplemented: Read as '0'
bit 3	WRT3: Write Protection bit ⁽¹⁾
	1 = Block 3 not write-protected0 = Block 3 write-protected
bit 2	WRT2: Write Protection bit ⁽¹⁾
	1 = Block 2 not write-protected0 = Block 2 write-protected
bit 1	WRT1: Write Protection bit
	1 = Block 1 not write-protected
	0 = Block 1 write-protected
bit 0	WRT0: Write Protection bit
	1 = Block 0 not write-protected
	0 = Block 0 write-protected

Note 1: Available on PIC18(L)FX5K22 and PIC18(L)FX6K22 devices.

REGISTER 24-9: CONFIG6H: CONFIGURATION REGISTER 6 HIGH

R/C-1	R/C-1	R-1	U-0	U-0	U-0	U-0	U-0										
WRTD	WRTB	WRTC ⁽¹⁾	_	—	—	—	—										
bit 7				bit 0													
Legend:																	
R = Readable	bit			U = Unimpler	nented bit, read	d as '0'											
-n = Value whe	en device is un	programmed		C = Clearable	e only bit												
bit 7	WRTD: Data	EEPROM Write	Protection bi	t													
	1 = Data EEP	ROM not write-	protected														
	0 = Data EEP	ROM write-pro	tected														
bit 6	WRTB: Boot	Block Write Pro	tection bit														
	1 = Boot Block not write-protected																
	0 = Boot Block write-protected																
bit 5	bit 5 WRTC: Configuration Register Write Protection bit ⁽¹⁾																
	•	tion registers n	•	ted													
	0 = Configura	ition registers w	rite-protected				0 = Configuration registers write-protected										

bit 4-0 Unimplemented: Read as '0'

Note 1: This bit is read-only in normal execution mode; it can be written only in Program mode.

REGISTER 24-10: CONFIG7L: CONFIGURATION REGISTER 7 LOW

U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1
—	—	—	—	EBTR3 ⁽¹⁾	EBTR2 ⁽¹⁾	EBTR1	EBTR0
bit 7							bit 0

Legend:	
R = Readable bit	U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed	C = Clearable only bit

bit 7-4	Unimplemented: Read as '0'
bit 3	EBTR3: Table Read Protection bit ⁽¹⁾
	 1 = Block 3 not protected from table reads executed in other blocks 0 = Block 3 protected from table reads executed in other blocks
bit 2	EBTR2: Table Read Protection bit ⁽¹⁾
	 1 = Block 2 not protected from table reads executed in other blocks 0 = Block 2 protected from table reads executed in other blocks
bit 1	EBTR1: Table Read Protection bit
	 1 = Block 1 not protected from table reads executed in other blocks 0 = Block 1 protected from table reads executed in other blocks
bit 0	EBTR0: Table Read Protection bit
	 1 = Block 0 not protected from table reads executed in other blocks 0 = Block 0 protected from table reads executed in other blocks
Note 1:	Available on PIC18(L)FX5K22 and PIC18(L)FX6K22 devices.

REGISTER 24-11: CONFIG7H: CONFIGURATION REGISTER 7 HIGH

U-0	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0	
—	EBTRB	—	—	—	—	—	_	
bit 7				-		•	bit 0	
Legend:								
R = Readable	R = Readable bit U = Unimplemented bit, read as '0'							
-n = Value wh	= Value when device is unprogrammed				C = Clearable only bit			
bit 7	Unimplemen	ted: Read as '	0'					
hit C	EDTDD. Door	Diagle Table D	and Dratastic	a h:t				

bit 6	EBTRB: Boot Block Table Read Protection bit
	1 = Boot Block not protected from table reads executed in other blocks
	0 = Boot Block protected from table reads executed in other blocks
bit 5-0	Unimplemented: Read as '0'

REGISTER 24-12: DEVID1: DEVICE ID REGISTER 1

R	R	R	R	R	R	R	R
DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
bit 7							bit 0

Legend:	
R = Readable bit	U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed	C = Clearable only bit

- bit 7-5
 DEV<2:0>: Device ID bits

 These bits, together with DEV<10:3> in DEVID2, determine the device ID.

 See Table 24-2 for complete Device ID list.

 bit 4-0
 REV<4:0>: Revision ID bits
 - These bits indicate the device revision.

REGISTER 24-13: DEVID2: DEVICE ID REGISTER 2

R	R	R	R	R	R	R	R
DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3
bit 7							bit 0
Legend:							
R = Readable bit				U = Unimplemented bit, read as '0'			
-n = Value when device is unprogrammed				C = Clearable	e only bit		
	-	-			-		

bit 7-0 **DEV<10:3>:** Device ID bits

These bits, together with DEV<2:0> in DEVID1, determine the device ID. See Table 24-2 for complete Device ID list.

DEV<10:3>	DEV<2:0>	Part Number
	000	PIC18F46K22
0101 0100	001	PIC18LF46K22
0101 0100	010	PIC18F26K22
Γ	011	PIC18LF26K22
	000	PIC18F45K22
0101 0101	001	PIC18LF45K22
	010	PIC18F25K22
Ī	011	PIC18LF25K22
	000	PIC18F44K22
0101 0110	001	PIC18LF44K22
0101 0110	010	PIC18F24K22
Ī	011	PIC18LF24K22
	000	PIC18F43K22
0101 0111	001	PIC18LF43K22
0101 0111	010	PIC18F23K22
Γ	011	PIC18LF23K22

TABLE 24-2: DEVICE ID TABLE FOR THE PIC18(L)F2X/4XK22 FAMILY


24.2 Watchdog Timer (WDT)

For PIC18(L)F2X/4XK22 devices, the WDT is driven by the LFINTOSC source. When the WDT is enabled, the clock source is also enabled. The nominal WDT period is 4 ms and has the same stability as the LFINTOSC oscillator.

The 4 ms period of the WDT is multiplied by a 16-bit postscaler. Any output of the WDT postscaler is selected by a multiplexer, controlled by bits in Configuration Register 2H. Available periods range from 4 ms to 131.072 seconds (2.18 minutes). The WDT and postscaler are cleared when any of the following events occur: a SLEEP or CLRWDT instruction is executed, the IRCF bits of the OSCCON register are changed or a clock failure has occurred.

- Note 1: The CLRWDT and SLEEP instructions clear the WDT and postscaler counts when executed.
 - Changing the setting of the IRCF bits of the OSCCON register clears the WDT and postscaler counts.
 - **3:** When a CLRWDT instruction is executed, the postscaler count will be cleared.

FIGURE 24-1: WDT BLOCK DIAGRAM



24.2.1 CONTROL REGISTER

Register 24-14 shows the WDTCON register. This is a readable and writable register which contains a control bit that allows software to override the WDT enable Configuration bit, but only if the Configuration bit has disabled the WDT.

REGISTER 24-14: WDTCON: WATCHDOG TIMER CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	_			—	_	—	SWDTEN ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-1 Unimplemented: Read as '0'

bit 0 SWDTEN: Software Enable or Disable the Watchdog Timer bit⁽¹⁾ 1 = WDT is turned on

0 = WDT is turned off (Reset value)

Note 1: This bit has no effect if the Configuration bit, WDTEN, is enabled.

TABLE 24-3: REGISTERS ASSOCIATED WITH WATCHDOG TIMER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
RCON	IPEN	SBOREN		RI	TO	PD	POR	BOR	60
WDTCON		_						SWDTEN	361

Legend: — = unimplemented, read as '0'. Shaded bits are not used by the Watchdog Timer.

TABLE 24-4: CONFIGURATION REGISTERS ASSOCIATED WITH WATCHDOG TIMER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
CONFIG2H	—	-		WDPS	6<3:0>		WDTE	N<1:0>	353

Legend: — = unimplemented, read as '0'. Shaded bits are not used by the Watchdog Timer.

24.3 Program Verification and Code Protection

The overall structure of the code protection on the PIC18 Flash devices differs significantly from other PIC[®] microcontroller devices.

The user program memory is divided into three or five blocks, depending on the device. One of these is a Boot Block of 0.5K or 2K bytes, depending on the device. The remainder of the memory is divided into individual blocks on binary boundaries.

Each of the blocks has three code protection bits associated with them. They are:

- Code-Protect bit (CPn)
- Write-Protect bit (WRTn)
- External Block Table Read bit (EBTRn)

Figure 24-2 shows the program memory organization for 8, 16 and 32-Kbyte devices and the specific code protection bit associated with each block. The actual locations of the bits are summarized in Table .

FIGURE 24-2: CODE-PROTECTED PROGRAM MEMORY FOR PIC18(L)F2X/4XK22

	MEMORY S	IZE/DEVICE		Block Code Protection
8 Kbytes	16 Kbytes	32 Kbytes	64 Kbytes	Controlled By:
(PIC18(L)FX3K22)	(PIC18(L)FX4K22)	(PIC18(L)FX5K22)	(PIC18(L)FX6K22)	
Boot Block	Boot Block	Boot Block	Boot Block	CPB, WRTB, EBTRB
(000h-1FFh)	(000h-7FFh)	(000h-7FFh)	(000h-7FFh)	
Block 0	Block 0	Block 0	Block 0	CP0, WRT0, EBTR0
(200h-FFFh)	(800h-1FFFh)	(800h-1FFFh)	(800h-3FFFh)	
Block 1	Block 1	Block 1	Block 1	CP1, WRT1, EBTR1
(1000h-1FFFh)	(2000h-3FFFh)	(2000h-3FFFh)	(4000h-7FFFh)	
		Block 2 (4000h-5FFFh)	Block 2 (8000h-BFFFh)	CP2, WRT2, EBTR2
		Block 3 (6000h-7FFFh)	Block 3 (C000h-FFFFh)	CP3, WRT3, EBTR3
Unimplemented Read '0's (2000h-1FFFFFh)	Unimplemented Read '0's (4000h-1FFFFFh)	Unimplemented Read '0's (8000h-1FFFFFh)	Unimplemented Read '0's (10000h-1FFFFFh)	(Unimplemented Memory Space)

TABLE 24-5: CONFIGURATION REGISTERS ASSOCIATED WITH CODE PROTECTION

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
300008h	CONFIG5L	_	_	_	_	CP3 ⁽¹⁾	CP2 ⁽¹⁾	CP1	CP0
300009h	CONFIG5H	CPD	CPB	_	_	_	_	_	_
30000Ah	CONFIG6L	—	—	—	_	WRT3 ⁽¹⁾	WRT2 ⁽¹⁾	WRT1	WRT0
30000Bh	CONFIG6H	WRTD	WRTB	WRTC ⁽²⁾	_	_	_	_	-
30000Ch	CONFIG7L	—	_	_	—	EBTR3 ⁽¹⁾	EBTR2 ⁽¹⁾	EBTR1	EBTR0
30000Dh	CONFIG7H	—	EBTRB	—	_	—	—	_	_

Legend: Shaded bits are unimplemented.

Note 1: Available on PIC18(L)FX5K22 and PIC18(L)FX6K22 devices only.

2: In user mode, this bit is read-only and cannot be self-programmed.


24.3.1 PROGRAM MEMORY CODE PROTECTION

The program memory may be read to or written from any location using the table read and table write instructions. The device ID may be read with table reads. The Configuration registers may be read and written with the table read and table write instructions.

In normal execution mode, the CPn bits have no direct effect. CPn bits inhibit external reads and writes. A block of user memory may be protected from table writes if the WRTn Configuration bit is '0'. The EBTRn bits control table reads. For a block of user memory with the EBTRn bit cleared to '0', a table READ instruction that executes from within that block is allowed to read. A table read instruction that executes from a location outside of that block is not allowed to read and will result in reading '0's. Figures 24-3 through 24-5 illustrate table write and table read protection.

Note:	Code protection bits may only be written to a '0' from a '1' state. It is not possible to write a '1' to a bit in the '0' state. Code pro- tection bits are only set to '1' by a full chip erase or block erase function. The full chip erase and block erase functions can only be initiated via ICSP™ or an external
	programmer.

FIGURE 24-3: TABLE WRITE (WRTn) DISALLOWED







FIGURE 24-4: EXTERNAL BLOCK TABLE READ (EBTRn) DISALLOWED

FIGURE 24-5: EXTERNAL BLOCK TABLE READ (EBTRn) ALLOWED



24.3.2 DATA EEPROM CODE PROTECTION

The entire data EEPROM is protected from external reads and writes by two bits: CPD and WRTD. CPD inhibits external reads and writes of data EEPROM. WRTD inhibits internal and external writes to data EEPROM. The CPU can always read data EEPROM under normal operation, regardless of the protection bit settings.

24.3.3 CONFIGURATION REGISTER PROTECTION

The Configuration registers can be write-protected. The WRTC bit controls protection of the Configuration registers. In normal execution mode, the WRTC bit is readable only. WRTC can only be written via ICSP or an external programmer.

24.4 ID Locations

Eight memory locations (20000h-200007h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are both readable and writable during normal execution through the TBLRD and TBLWT instructions or during program/verify. The ID locations can be read when the device is code-protected.

24.5 In-Circuit Serial Programming

PIC18(L)F2X/4XK22 devices can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

24.6 In-Circuit Debugger

When the DEBUG Configuration bit is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB[®] IDE. When the microcontroller has this feature enabled, some resources are not available for general use. Table 24-6 shows which resources are required by the background debugger.

TABLE 24-6: DEBUGGER RESOURCES

I/O pins: RB6, RB7

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to the following pins:

- MCLR/Vpp/RE3
- Vdd
- Vss
- RB7
- RB6

This will interface to the In-Circuit Debugger module available from Microchip or one of the third party development tool companies.

24.7 Single-Supply ICSP Programming

The LVP Configuration bit enables Single-Supply ICSP Programming (formerly known as Low-Voltage ICSP Programming or LVP). When Single-Supply Programming is enabled, the microcontroller can be programmed without requiring high voltage being applied to the MCLR/VPP/RE3 pin. See "*PIC18(L)F2XK22/4XK22 Flash Memory Programming*" (DS41398) for more details about low voltage programming.

- Note 1: High-voltage programming is always available, regardless of the state of the LVP bit, by applying VIHH to the MCLR pin.
 - 2: By default, Single-Supply ICSP is enabled in unprogrammed devices (as supplied from Microchip) and erased devices.
 - 3: While in Low-Voltage ICSP mode, MCLR is always enabled, regardless of the MCLRE bit, and the RE3 pin can no longer be used as a general purpose input.

The LVP bit may be set or cleared only when using standard high-voltage programming (VIHH applied to the MCLR/VPP/RE3 pin). Once LVP has been disabled, only the standard high-voltage programming is available and must be used to program the device.

Memory that is not code-protected can be erased using either a block erase, or erased row by row, then written at any specified VDD. If code-protected memory is to be erased, a block erase is required.

NOTES:

25.0 INSTRUCTION SET SUMMARY

PIC18(L)F2X/4XK22 devices incorporate the standard set of 75 PIC18 core instructions, as well as an extended set of 8 new instructions, for the optimization of code that is recursive or that utilizes a software stack. The extended set is discussed later in this section.

25.1 Standard Instruction Set

The standard PIC18 instruction set adds many enhancements to the previous $PIC^{\textcircled{B}}$ MCU instruction sets, while maintaining an easy migration from these $PIC^{\textcircled{B}}$ MCU instruction sets. Most instructions are a single program memory word (16 bits), but there are four instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- **Bit-oriented** operations
- · Literal operations
- · Control operations

The PIC18 instruction set summary in Table 25-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 25-1 shows the opcode field descriptions.

Most byte-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction. The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All bit-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located. The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the CALL or RETURN instructions (specified by 's')
- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for four double-word instructions. These instructions were made double-word to contain the required information in 32 bits. In the second word, the 4 MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s. Two-word branch instructions (if true) would take 3 μ s.

Figure 25-1 shows the general formats that the instructions can have. All examples use the convention 'nnh' to represent a hexadecimal number.

The Instruction Set Summary, shown in Table 25-2, lists the standard instructions recognized by the Microchip Assembler (MPASMTM).

Section 25.1.1 "Standard Instruction Set" provides a description of each instruction.

TABLE 25-1: OPCODE FIELD DESCRIPTIONS

Field	Description
a	RAM access bit
	a = 0: RAM location in Access RAM (BSR register is ignored)
	a = 1: RAM bank is specified by BSR register
bbb	Bit address within an 8-bit file register (0 to 7).
BSR	Bank Select Register. Used to select the current RAM bank.
C, DC, Z, OV, N	ALU Status bits: Carry, Digit Carry, Zero, Overflow, Negative.
d	Destination select bit
	d = 0: store result in WREG
	d = 1: store result in file register f
dest	Destination: either the WREG register or the specified register file location.
f	8-bit Register file address (00h to FFh) or 2-bit FSR designator (0h to 3h).
f _s	12-bit Register file address (000h to FFFh). This is the source address.
f _d	12-bit Register file address (000h to FFFh). This is the destination address.
GIE	Global Interrupt Enable bit.
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value).
label	Label name.
mm	The mode of the TBLPTR register for the table read and table write instructions.
	Only used with table read and table write instructions:
*	No change to register (such as TBLPTR with table reads and writes)
*+	Post-Increment register (such as TBLPTR with table reads and writes)
*_	Post-Decrement register (such as TBLPTR with table reads and writes)
+*	Pre-Increment register (such as TBLPTR with table reads and writes)
n	The relative address (2's complement number) for relative branch instructions or the direct address for
	CALL/BRANCH and RETURN instructions.
PC	Program Counter.
PCL	Program Counter Low Byte.
PCH	Program Counter High Byte.
PCLATH	Program Counter High Byte Latch.
PCLATU	Program Counter Upper Byte Latch.
PD	Power-down bit.
PRODH	Product of Multiply High Byte.
PRODL	Product of Multiply Low Byte.
S	Fast Call/Return mode select bit
	s = 0: do not update into/from shadow registers
	s = 1: certain registers loaded into/from shadow registers (Fast mode)
TBLPTR	21-bit Table Pointer (points to a Program Memory location).
TABLAT	8-bit Table Latch.
TO	Time-out bit.
TOS	Top-of-Stack.
u 	Unused or unchanged.
WDT	Watchdog Timer.
WREG	Working register (accumulator).
X	Don't care ('0' or '1'). The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
Zs	7-bit offset value for indirect addressing of register files (source).
zd	7-bit offset value for indirect addressing of register files (destination).
{ }	Optional argument.
[text]	Indicates an indexed address.
(text)	The contents of text.
[expr] <n></n>	Specifies bit n of the register indicated by the pointer expr.
\rightarrow	Assigned to.
< >	Register bit field.
e	In the set of.
italics	User defined term (font is Courier).

Byte-oriented file register operations	Example Instruction
15 10 9 8 7 0	
OPCODE d a f (FILE #)	ADDWF MYREG, W, B
 d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address 	
Byte to Byte move operations (2-word)	
<u>15 12 11 0</u>	
OPCODE f (Source FILE #)	MOVFF MYREG1, MYREG2
15 12 11 0	
1111 f (Destination FILE #)	
f = 12-bit file register address	
Bit-oriented file register operations	
<u>15 12 11 9 8 7 0</u>	
OPCODE b (BIT #) a f (FILE #)	BSF MYREG, bit, B
 b = 3-bit position of bit in file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address 	
Literal operations	
15 8 7 0	
OPCODE k (literal)	MOVLW 7Fh
k = 8-bit immediate value	
Control operations	
CALL, GOTO and Branch operations 15 8 7 0	
OPCODE n<7:0> (literal)	GOTO Label
15 12 11 0	
1111 n<19:8> (literal)	
n = 20-bit immediate value	
15 8 7 0	
OPCODE S n<7:0> (literal)	CALL MYFUNC
15 12 11 0	
1111 n<19:8> (literal)	
S = Fast bit	
15 11 10	
	DDA MVEUNO
OPCODE n<10:0> (literal)	BRA MYFUNC
15 8 7 0	
OPCODE n<7:0> (literal)	BC MYFUNC

TABLE 25-2: PIC18(L)F2X/4XK22 INSTRUCTION SET

Mnemo					Bit Instr	uction W	ord	Status	
Operar		Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORIE		DPERATIONS						•	
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and CARRY bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1 ΄	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1 ΄	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1 ΄	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF	f _s , f _d	Move f _s (source) to 1st word	2	1100	ffff	ffff	ffff	None	
	0. 0	f _d (destination) 2nd word		1111	ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	1, 2
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	1, 2
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0110	100a	ffff	ffff	None	1, 2
SUBFWB	f, d, a	Subtract f from WREG with	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	
		borrow							
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWFB	f, d, a	Subtract WREG from f with	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	
		borrow							
SWAPF	f, d, a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a	Test f, skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1	0001	10da	ffff	ffff	Z, N	

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

Mnemo	onic,	Description	Qualas	16-	Bit Instr	uction W	/ord	Status	Natas
Opera	nds	Description	Cycles	MSb			LSb	Affected	Notes
BIT-ORIEN	ITED OP	ERATIONS							
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4
BTG	f, d, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2
CONTROL	OPERA	TIONS							
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	1 (2)	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	2	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call subroutine 1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	_	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	n	Go to address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	_	No Operation	1	0000	0000	0000	0000	None	
NOP	—	No Operation	1	1111	XXXX	XXXX	XXXX	None	4
POP	—	Pop top of return stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	—	Push top of return stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software device Reset	1	0000	0000	1111	1111	All	
RETFIE	S	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH, PEIE/GIEL	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	S	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	_	Go into Standby mode	1	0000	0000	0000	0011	TO, PD	

TABLE 25-2: PIC18(L)F2X/4XK22 INSTRUCTION SET (CONTINUED)

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTE, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

TABLE 25-2: PIC18(L)F2X/4XK22 INSTRUCTION SET (CONTINUED)

Mnem	onic,	Description	Quality	16-Bit Instruction Wor		Word	Status	Natas	
Opera	ands	Description	Cycles	MSb			LSb	Affected	Notes
	OPERA	TIONS							
ADDLW	k	Add literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None	
		to FSR(f) 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA MEN	MORY +	PROGRAM MEMORY OPERATIO	NS						
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with post-increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with post-decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with pre-increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2	0000	0000	0000	1100	None	
TBLWT*+		Table Write with post-increment		0000	0000	0000	1101	None	
TBLWT*-		Table Write with post-decrement		0000	0000	0000	1110	None	
TBLWT+*		Table Write with pre-increment		0000	0000	0000	1111	None	

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

25.1.1 STANDARD INSTRUCTION SET

DLW	ADD litera	al to W					
ax:	ADDLW	k					
ands:	$0 \le k \le 255$						
ation:	$(W) + k \rightarrow V$	N					
s Affected:	N, OV, C, D	C, Z					
oding:	0000	1111	kkkk	kkkk			
ription:							
ls:	1						
es:	1	1					
ycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read literal 'k'		-	ite to W			
nple:	ADDLW 1	5h					
Before Instruc	tion						
VV =	10h						
After Instruction	on						
W =	25h						
	ax: rands: ration: us Affected: oding: cription: ds: es: ycle Activity: Q1 Decode nple: Before Instruct W = After Instruction	ax:ADDLWrands: $0 \le k \le 255$ ration: $(W) + k \rightarrow V$ as Affected:N, OV, C, Doding: 0000 cription:The conten8-bit literal 'wds:1es:1ycle Activity:Q2DecodeReadliteral 'k'nple:ADDLWADDLW1Before InstructionWW=After Instruction	ax:ADDLWkax: $ADDLW$ krands: $0 \le k \le 255$ ration: $(W) + k \rightarrow W$ as Affected:N, OV, C, DC, Zoding: 0000 1111111cription:The contents of W a 8-bit literal 'k' and the W.ds:1es:1ycle Activity:Q1Q1Q2Q3DecodeRead literal 'k'Process Datanple:ADDLWADDLW15hBefore Instruction W=W=After Instruction	ax:ADDLWkax: $0 \le k \le 255$ ration: $(W) + k \rightarrow W$ as Affected:N, OV, C, DC, Zoding: 0000 1111 $kkkk$ cription:The contents of W are added 8-bit literal 'k' and the result is W.ds:1es:1ycle Activity:Q2Q1Q2Q3DecodeReadProcessNDLW15hBefore Instruction W=W=After Instruction			

ADDWF	ADD W to f
Syntax:	ADDWF f {,d {,a}}
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]
Operation:	(W) + (f) \rightarrow dest
Status Affected:	N, OV, C, DC, Z
Encoding:	0010 01da ffff ffff
Description:	Add W to register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.
Words:	1
Cycles:	1

QC	ycle Activity:						
	Q1		Q2	Q3			Q4
	Decode		Read register 'f'		cess Ita	Write to destination	
<u>Exan</u>	Example:		DDWF	REG,	Ο,	0	
	Before Instruc	ction					
	W REG	= =	17h 0C2h				
	After Instruction	on					
	W REG	=	0D9h 0C2h				

Note:	All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in
	symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

ADDWFC	;	ADD W a	ADD W and CARRY bit to f							
Syntax:		ADDWFC	f {,d {,	a}}						
Operands:		$0 \le f \le 255$ d $\in [0,1]$ a $\in [0,1]$								
Operation:		(W) + (f) +	$(W) + (f) + (C) \rightarrow dest$							
Status Affe	ected:	N,OV, C, I	N,OV, C, DC, Z							
Encoding:		0010	00da	ffff	ffff					
Description		If 'a' is '0', GPR bank If 'a' is '0', GPR bank If 'a' is '0' set is enal in Indexed mode whe Section 2 Bit-Orient Literal Of	on 'f'. If 'd' W. If 'd' is data mem the Access the BSR i c. and the e: bled, this i d Literal O enever $f \leq$ 5.2.3 "By ted Instru	is $\overline{0}$ ', the '1', the re- ory locations is Bank is s used to xtended in nstruction ffset Addr 95 (5Fh). te-Orient inctions in	sult is on 'f'. selected. select the astruction operates essing See ed and Indexed					
Words:		1								
Cycles:		1								
Q Cycle A	Activity:									
	Q1	Q2	Q3		Q4					
De	ecode	Read register 'f'	Proce Dat		Vrite to stination					
Example:		ADDWFC	REG,	0, 1						
After	e Instruc CARRY I REG W Instructic CARRY I REG W	$ \begin{array}{rcl} \text{bit} = & 1 \\ = & 02h \\ = & 4Dh \\ \text{bn} \end{array} $								

ANDLW	AND lite	eral with	W		
Syntax:	ANDLW	k			
Operands:	$0 \le k \le 25$	55			
Operation:	(W) .AND	$k \rightarrow W$			
Status Affected:	N, Z				
Encoding:	0000	1011	kkk	k	kkkk
Description:		ents of W a al 'k'. The r			
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q	3		Q4
Decode	Read litera 'k'	I Proce Dat		W	rite to W
Example:	ANDLW	05Fh			
Before Instruc	tion				
W	= A3h				
After Instruction	on				
W	= 03h				

ANDWF	AND W w	ith f		BC	Branch if	Carry	
Syntax:	ANDWF	f {,d {,a}}		Syntax:	BC n		
Operands:	$0 \leq f \leq 255$			Operands:	-128 ≤ n ≤ ′	127	
	d ∈ [0,1] a ∈ [0,1]			Operation:	if CARRY b (PC) + 2 + 2		
Operation:	(W) .AND.	(f) \rightarrow dest		Status Affected:	None		
Status Affected:	N, Z			Encoding:	1110	0010 nn:	nn nnnn
Encoding:	0001	01da ff	ff ffff	Description:	If the CARE	RY bit is '1', the	en the program
Description:	register 'f'. in W. If 'd' is in register ' If 'a' is '0', t If 'a' is '1', t GPR bank. If 'a' is '0' a set is enab in Indexed mode wher Section 25	s '1', the result f' (default). he Access Ba he BSR is use nd the extend	result is stored is stored back is stored back ink is selected. Ind to select the ed instruction ction operates Addressing Fh). See iented and	Words: Cycles: Q Cycle Activity: If Jump:	added to th incremente instruction,	nplement num e PC. Since th d to fetch the the new addre n. This instruc	e PC will have next ess will be tion is then a
		set Mode" for		Q1	Q2	Q3	Q4
Words:	1		details.	Decode	Read literal 'n'	Process Data	Write to PC
Cycles:	1			No	No	No	No
Q Cycle Activity				operation	operation	operation	operation
Q1	Q2	Q3	Q4	If No Jump:			
Decode	Read	Process	Write to	Q1	Q2	Q3	Q4
	register 'f'	Data	destination	Decode	Read literal 'n'	Process Data	No operation
Example: Before Instr W REG After Instruc W REG	= 17h = C2h	REG, 0, 0		Example: Before Instru PC After Instruct If CARF PC If CARF	= ad ion RY = 1; C = ad	BC 5 dress (HERE dress (HERE	

BCF	Bit Clear	f		
Syntax:	BCF f, b	{,a}		
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \\ a \in [0,1] \end{array}$			
Operation:	$0 \rightarrow f \le b >$			
Status Affected:	None			
Encoding:	1001	bbba	fff	f ffff
Description:	If 'a' is '1', t GPR bank. If 'a' is '0' a set is enabl in Indexed mode when Section 25	he Acces he BSR i nd the ex ed, this i Literal O iever f ≤ .2.3 "By d Instru	ss Bank is used nstructi ffset Ad 95 (5Ff te-Orie ctions	k is selected. to select the d instruction ion operates ldressing n). See anted and in Indexed
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	5	Q4
Decode	Read register 'f'	Proce Dat		Write register 'f'
Example: Before Instruct FLAG_RE After Instructio FLAG_RE	tion EG = C7 n		G, 7	, 0

Synta: Opera Opera Status Encoc Descr	inds: ition: Affected:	-128 ≤ n ≤ 1 if NEGATIV (PC) + 2 + 2 None	E bit is '1	,							
Opera Status Encod	tion: Affected:	if NEGATIV (PC) + 2 + 2	E bit is '1	,							
Status Encod	Affected:	(PC) + 2 + 2		-							
Encod		None				$(PC) + 2 + 2n \rightarrow PC$					
	lina:			None							
Descr	5	1110	0110	nnn	n	nnnn					
		If the NEGA program wil The 2's con added to the incremented instruction, PC + 2 + 2r two-cycle in	l branch. pplement e PC. Sin d to fetch the new n. This ins	numb ice the the n addres structio	oer '2 e PC ext ss wi	2n' is will have ill be					
Words:		1	1								
Cycles	S:	1(2)									
Q Cy If Jun	cle Activity: np:										
	Q1	Q2	Q3			Q4					
	Decode	Read literal 'n'	Proce Data		Writ	te to PC					
	No	No	No			No					
	operation	operation	operat	ion	ор	eration					
lf No	Jump:										
	Q1	Q2	Q3			Q4					
	Decode	Read literal	Proce			No					
		'n'	Data	a	ор	eration					
<u>Exam</u>	<u>ple</u> :	HERE	BN .	Jump							

10		uuuucoo	(11111(11))	
After Instruction				
If NEGATIVE PC If NEGATIVE PC	=	1; address 0; address	(Jump) (HERE + 2)	

BNC	;	Branch if	Not Carry		BNN		Branch if	Not Negat	ive			
Synta	ax:	BNC n			Synta	ax:	BNN n					
Oper	ands:	-128 ≤ n ≤ 1	127		Oper	ands:	-128 ≤ n ≤ 1	127				
Oper	ation:	if CARRY bit is '0' Operation: (PC) + 2 + 2n \rightarrow PC				ation:	if NEGATIVE bit is '0' (PC) + 2 + 2n \rightarrow PC					
Statu	s Affected:	None			Statu	s Affected:	None					
Enco	ding:	1110	0011 nni	nn nnnn	Enco	ding:	1110	0111 n	nnn	nnnn		
Desc	ription:	will branch. The 2's con added to the incrementer instruction,	nplement num e PC. Since th d to fetch the r the new addre n. This instruct	e PC will have next ess will be	Desc	ription:	program wi The 2's cor added to th incremente instruction,	nplement nu e PC. Since d to fetch the the new add n. This instru	mber '2 the PC e next ress w	2n' is will have ill be		
Word	ls:	1			Word	s:	1					
Cycle	es:	1(2)			Cycle	es:	1(2)					
Q C If Ju	ycle Activity: mp:				Q C If Ju	ycle Activity: mp:						
	Q1	Q2	Q3	Q4		Q1	Q2	Q3		Q4		
	Decode	Read literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Process Data	Wri	te to PC		
	No operation	No operation	No operation	No operation		No operation	No operation	No operation	ор	No eration		
lf No	o Jump:				lf No	Jump:						
	Q1	Q2	Q3	Q4		Q1	Q2	Q3		Q4		
	Decode	Read literal 'n'	Process Data	No operation		Decode	Read literal 'n'	Process Data	ор	No eration		
Exan	nple:	HERE	BNC Jump		Exam	<u>iple</u> :	HERE	BNN Jum	р			
	Before Instruc PC After Instructio If CARR' PC If CARR' PC	= ado on Y = 0; = ado Y = 1;	dress (HERE) dress (Jump) dress (HERE			Before Instruc PC After Instruction If NEGA PC If NEGA PC	= ad on TIVE = 0; = ad TIVE = 1;	dress (HER dress (Jum dress (HER	p)),		

BNC	V	Branch if	Not Ov	erflow		
Synta	ax:	BNOV n				
Oper	ands:	-128 ≤ n ≤ ′	-128 ≤ n ≤ 127			
Oper	ation:	if OVERFL((PC) + 2 + 2				
Statu	s Affected:	None				
Enco	ding:	1110	0101	nnnn	nnnn	
Encoding:11100101nnnnnnnDescription:If the OVERFLOW bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will ha 			2n' is ; will have /ill be			
Word	ls:	1				
Cycle	es:	1(2)				
Q C If Ju	•					
1	Q1	Q2	Q3	1	Q4	
	Decode	Read literal 'n'	Proce Dat		ite to PC	
	No operation	No operation	No opera		No peration	
lf No	o Jump:					
	Q1	Q2	Q3		Q4	
	Decode	Read literal 'n'	Proce Dat		No peration	
Exam	<u>nple</u> :	HERE	BNOV	Jump		
	Before Instruc PC After Instructic	= ad	dress (1	HERE)		
	If OVERI PC If OVERI	LOW = 0; = ad	dress (Jump)		

BNZ	2	Branch if	Not Ze	ro			
Synta	ax:	BNZ n					
Oper	ands:	-128 ≤ n ≤ ′	$-128 \le n \le 127$				
Oper	ation:	if ZERO bit (PC) + 2 + 2		:			
Statu	s Affected:	None					
Encoding:		1110	0001	nnnn	nnnn		
Desc	ription:	If the ZERC will branch. The 2's con added to the incremente instruction, PC + 2 + 2r two-cycle ir	nplement e PC. Sir d to fetch the new n. This in	t number nce the PC n the next address v struction i	2n' is C will have vill be		
Word	ls:	1					
Cycle	es:	1(2)	1(2)				
Q C If Ju	•	00	0.0		0.4		
	Q1	Q2	Q3		Q4		
	Decode	Read literal 'n'	Proce Dat		rite to PC		
	No operation	No operation	No opera		No peration		
lf No	o Jump:	•	•				
	Q1	Q2	Q3		Q4		
	Decode	Read literal 'n'	Proce Dat		No peration		
<u>Exan</u>	nple:	HERE	BNZ	Jump			
	Before Instruc PC After Instructio	= ad	dress (H	ERE)			

BRA	۱	Uncondition	al Branch	
Synta	ax:	BRA n		
Operands:		$-1024 \le n \le 10$)23	
Oper	ation:	(PC) + 2 + 2n	\rightarrow PC	
Statu	s Affected:	None		
Enco	ding:	1101 0)nnn nnnr	n nnnn
Desc	ription:	Add the 2's co the PC. Since mented to fetc new address v instruction is a	the PC will ha h the next inst vill be PC + 2 -	ve incre- ruction, the ⊦ 2n. This
Word	ls:	1		
Cycle	es:	2		
QC	ycle Activity:			
	Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	Write to PC
	No	No	No	No
	operation	operation	operation	operation
<u>Exan</u>	nple: Before Instru PC		BRA Jump dress (HERE)	

BSF	Bit Set f			
Syntax:	BSF f, b	{,a}		
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \\ a \in [0,1] \end{array}$			
Operation:	$1 \rightarrow \text{f}$			
Status Affected:	None			
Encoding:	1000	bbba	ffff	ffff
Description:	Bit 'b' in reg If 'a' is '0', t If 'a' is '1', t GPR bank. If 'a' is '0' a set is enab in Indexed mode wher Section 25 Bit-Oriente Literal Offe	the Acces the BSR i and the ex- led, this i Literal Of never $f \le$ 5.2.3 "By ed Instru	ss Bank is s used to a ktended in nstruction ffset Addre 95 (5Fh). te-Oriente ctions in	select the struction operates essing See ed and Indexed
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proce Dat		Write gister 'f'
Example: Before Instruc FLAG_RI After Instructic	tion EG = 0A	_	G, 7, 1	

fter Instruction FLAG_REG = 8Ah

BTFSC	Bit Test Fil	e, Skip if C	lear
Syntax:	BTFSC f, b	{,a}	
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \\ a \in [0,1] \end{array}$		
Operation:	skip if (f)	= 0	
Status Affected:	None		
Encoding:	1011	bbba f	fff ffff
Description:	instruction is the next instru- current instru- and a NOP is this a two-cy If 'a' is '0', the GPR bank. If 'a' is '0' an set is enable Indexed Liter mode where See Section Bit-Oriented	skipped. If bi ruction fetche action execution e executed instruction e Access Bar BSR is used d the extended d, this instruct ral Offset Addo over $f \le 95$ (5F	on is discarded stead, making h. ik is selected. If to select the ed instruction tion operates in ressing ich). e-Oriented and s in Indexed
Words:	1		
Cycles:	1(2)		
Q Cycle Activity:	by a	cles if skip an 2-word instru	ction.
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	No operation
lf skip:	-0		
Q1	Q2	Q3	Q4
No	No	No	No
operation	operation	operation	operation
If skip and followed Q1	Q2	Q3	Q4
No	No	No	No
operation	operation	operation	operation
No	No	No	No
operation	operation	operation	operation
Example: Before Instruction PC After Instruction If FLAG<1 PC If FLAG<1 PC	FALSE : TRUE : on = add > = 0; = add	ress (Here) ress (True)	G, 1, 0

	Bit Test File		GL
Syntax:	BTFSS f, b	{,a}	
Operands:	0 ≤ f ≤ 255 0 ≤ b < 7 a ∈ [0,1]		
Operation:	skip if (f)	= 1	
Status Affected:	None		
Encoding:	1010	bbba f	fff ffff
Description:	and a NOP is this a two-cyc If 'a' is '0', the 'a' is '1', the E GPR bank. If 'a' is '0' and set is enabled in Indexed Lif mode where See Section Bit-Oriented	skipped. If b uction fetche ction execution executed instruction e Access Bar 3SR is used d the extended d, this instruc- teral Offset A ver $f \le 95$ (5F 25.2.3 "Byte Instruction	it 'b' is '1', the d during the ion is discardo stead, making n. it is selected. to select the ed instruction operates addressing Th). e-Oriented ar s in Indexed
Words:	Literal Offse	t Mode" for	details.
Cycles:	1(2)		
Q Cycle Activity: Q1	Q2	2-word instru Q3	Q4
Decode	Read	Process	No
lf a lain a	register 'f'	Data	operation
IT SKID.			
lf skip: Q1	02	03	04
If skip: Q1 No	Q2 No	Q3 No	Q4 No
Q1	1		No
Q1 No	No operation ed by 2-word in	No operation	No
Q1 No operation	No operation	No operation	No
Q1 No operation If skip and followe Q1 No	No operation ed by 2-word in Q2 No	No operation struction: Q3 No	No operation Q4 No
Q1 No operation If skip and followe Q1 No operation	No operation ed by 2-word in Q2 No operation	No operation struction: Q3 No operation	No operation Q4 No operation
Q1 No operation If skip and followe Q1 No	No operation ed by 2-word in Q2 No	No operation struction: Q3 No	No operation Q4 No operation No
Q1 No operation If skip and followe Q1 No operation No	No operation ed by 2-word in Q2 No operation No operation HERE E FALSE : TRUE : Ction = ad	No operation struction: Q3 No operation No operation	No Q4 No operation No operation No operation

BTG	Bit Toggle f	BOV	Branch if	Overflow	
Syntax:	BTG f, b {,a}	Syntax:	BOV n		
Operands:	$0 \le f \le 255$	Operands:	-128 ≤ n ≤ ′	127	
	0 ≤ b < 7 a ∈ [0,1]	Operation:	if OVERFL((PC) + 2 + 2	OW bit is '1' 2n → PC	
Operation:	$(f < b >) \rightarrow f < b >$	Status Affected:	None		
Status Affected:	None	Encoding:	1110	0100 nn	nn nnnn
Encoding: Description:	0111bbbaffffffffBit 'b' in data memory location 'f' is inverted.If 'a' is '0', the Access Bank is selected.If 'a' is '0', the BSR is used to select the GPR bank.GPR bank.If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.	Description: Words: Cycles: Q Cycle Activity:	program wi The 2's con added to the incremente instruction,	nplement num e PC. Since th d to fetch the the new addro n. This instruc	iber '2n' is le PC will have next ess will be
Words:	1	lf Jump: Q1	Q2	Q3	Q4
Cycles:	1	Decode	Read literal 'n'	Process Data	Write to PC
Q Cycle Activit	y: Q2 Q3 Q4	No	No	No	No
Decode		operation If No Jump:	operation	operation	operation
Example:	BTG PORTC, 4, 0	Q1 Decode	Q2 Read literal 'n'	Q3 Process Data	Q4 No operation
After Instru	FC = 0111 0101 [75h]	PC	= ad ion ?FLOW = 1; ; = ad ?FLOW = 0;	BOV Jump dress (HERE dress (Jump dress (HERE)

ΒZ		Branch if	Zero				
Synta	ax:	BZ n					
Oper	ands:	-128 ≤ n ≤ 1	$-128 \le n \le 127$				
Oper	ation:	if ZERO bit (PC) + 2 + 2					
Statu	s Affected:	None					
Enco	ding:	1110) 0000 nnnn nn:				
Desc	ription:	will branch. The 2's con added to the have incren instruction,) bit is '1', ther nplement num e PC. Since th nented to fetch the new addre n. This instruct nstruction.	ber '2n' is le PC will in the next less will be			
Word	ls:	1					
Cycle	es:	1(2)					
Q C If Ju	ycle Activity: mp:						
	Q1	Q2	Q3	Q4			
	Decode	Read literal 'n'	Process Data	Write to PC			
	No	No	No	No			
If N -	operation	operation	operation	operation			
IT INC	o Jump:	Q2	02	04			
ļ	Q1 Decode	Q2 Read literal	Q3 Process	Q4 No			
	Decode	'n'	Data	operation			
Exam	nple:	HERE	BZ Jump				
	Before Instruc PC After Instructic If ZERO	= ad	dress (HERE))			
	If ZERO PC If ZERO PC	= ade = 0;	dress (Jump) dress (HERE				

Cuptovi		o)	
Syntax:	CALL k {,	•	
Operands:	0 ≤ k ≤ 104 s ∈ [0,1]	67604	
Operation:	$\begin{array}{l} (PC) + 4 - \\ k \rightarrow PC < 2 \\ \text{if s = 1} \\ (W) \rightarrow WS \\ (\text{Status}) \rightarrow \\ (BSR) \rightarrow E \end{array}$	0:1>, , STATUSS,	
Status Affected:	None		
Encoding: 1st word (k<7:0: 2nd word(k<19:1	,	,	kkk kkkk _C ckk kkkkg
	STATUSS update occ 20-bit valu	shadow regis and BSRS. If curs (default). e 'k' is loaded two-cycle inst	's' = 0, no Then, the into PC<20:1
Words:	2		
Words: Cycles:	2 2		
	2		
Cycles:	2	Q3	Q4
Cycles: Q Cycle Activity	2 y: Q2	Q3 PUSH PC to stack	
Cycles: Q Cycle Activity Q1	2 y: Q2 e Read literal	PUSH PC to	Read litera 'k'<19:8>,
Cycles: Q Cycle Activity Q1 Decode	2 <u>Q2</u> Read literal 'k'<7:0>, No	PUSH PC to stack	k'<19:8>, Write to PC
Cycles: Q Cycle Activity Q1 Decode No operation	2 y: Q2 Read literal 'k'<7:0>, No operation HERE	PUSH PC to stack No operation	Read litera 'k'<19:8>, Write to PC No
Cycles: Q Cycle Activity Q1 Decode No operation	2 y: Q2 Read literal 'k'<7:0>, No n operation HERE truction = addres	PUSH PC to stack No operation	Read litera 'k'<19:8>, Write to PC No operation

CLRF	Clear f			CLRWDT	Clear Wat	chdog Time	ər
Syntax:	CLRF f{,;	a}		Syntax:	CLRWDT		
Operands:	$0 \leq f \leq 255$			Operands:	None		
	a ∈ [0,1]			Operation:	$000h \rightarrow Wl$		
Operation:	$000h \rightarrow f$ 1 $\rightarrow Z$				$000h \rightarrow WI$ 1 $\rightarrow TO,$	DT postscaler,	
Status Affected:	Z				$1 \rightarrow \frac{10}{PD}$		
Encoding:	0110	101a ff:	ff ffff	Status Affected:	TO, PD		
Description:		contents of the		Encoding:	0000	0000 00	00 0100
	lf 'a' is '1', ti GPR bank.	he BSR is use	nk is selected. d to select the	Description:	Watchdog 7	struction rese Fimer. It also r of the WDT. Si e set.	esets the
		nd the extende		Words:	1		
		ed, this instruc Literal Offset A	•	Cycles:	1		
	mode when	ever f \leq 95 (51	Fh). See	Q Cycle Activity:			
		.2.3 "Byte-Ori d Instruction		Q1	Q2	Q3	Q4
		set Mode" for		Decode	No	Process	No
Words:	1				operation	Data	operation
Cycles:	1			Example:	CLRWDT		
Q Cycle Activity:				Before Instru			
Q1	Q2	Q3	Q4	WDT C		?	
Decode	Read register 'f'	Process Data	Write register 'f'	After Instruct WDT Co WDT Po		00h 0	
Example:	CLRF	FLAG_REG,	1	TO PD	=	1 1	
Before Instruc FLAG_R After Instructic	EG = 5A	h					

COMF	Complement f	CPFSEQ	Compare f with W, skip if f = W
Syntax:	COMF f {,d {,a}}	Syntax:	CPFSEQ f {,a}
Operands:	$0 \le f \le 255$	Operands:	$0 \leq f \leq 255$
	d ∈ [0,1]		a ∈ [0,1]
	a ∈ [0,1]	Operation:	(f) - (W),
Operation:	$(\overline{f}) \rightarrow dest$		skip if (f) = (W) (unsigned comparison)
Status Affected:	N, Z	Status Affected:	None
Encoding:	0001 11da ffff ffff	Encoding:	0110 001a ffff ffff
Description:	The contents of register 'f' are	Description:	Compares the contents of data memory
	complemented. If 'd' is '0', the result is	2000.10.00	location 'f' to the contents of W by
	stored in W. If 'd' is '1', the result is stored back in register 'f' (default).		performing an unsigned subtraction.
	If 'a' is '0', the Access Bank is selected.		If 'f' = W, then the fetched instruction is
	If 'a' is '1', the BSR is used to select the		discarded and a NOP is executed instead, making this a two-cycle
	GPR bank.		instruction.
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates		If 'a' is '0', the Access Bank is selected.
	in Indexed Literal Offset Addressing		If 'a' is '1', the BSR is used to select the GPR bank.
	mode whenever f \leq 95 (5Fh). See		If 'a' is '0' and the extended instruction
	Section 25.2.3 "Byte-Oriented and		set is enabled, this instruction operates
	Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.		in Indexed Literal Offset Addressing
Manda.			mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and
Words:	1		Bit-Oriented Instructions in Indexed
Cycles:	1		Literal Offset Mode" for details.
Q Cycle Activity:		Words:	1
Q1	Q2 Q3 Q4	Cycles:	1(2)
Decode	ReadProcessWrite toregister 'f'Datadestination		Note: 3 cycles if skip and followed
		O Cuele Activity	by a 2-word instruction.
Example:	COMF REG, 0, 0	Q Cycle Activity: Q1	Q2 Q3 Q4
Before Instructi		Decode	Read Process No
	= 13h	Decode	register 'f' Data operation
After Instruction		lf skip:	
	= 13h	Q1	Q2 Q3 Q4
W	= ECh	No	No No No
		operation	operation operation operation
		Q1	Q2 Q3 Q4
		No	No No No
		operation	operation operation operation
		No operation	No No No operation operation
		Example:	HERE CPFSEQ REG, 0
			NEQUAL : EQUAL :
		Before Instruc	
		PC Addre	
		W	= ?
		REG	= ?
		After Instructio	on

CPF	SGT	Compare	f with W, sk	ip if f > W
Synta	ax.	CPFSGT	f {,a}	
		0 ≤ f ≤ 255	. (,0)	
Oper	ands:			
		a ∈ [0,1]		
Oper	ation:	(f) - (W),		
		skip if (f) > (
		(unsigned c	omparison)	
Statu	s Affected:	None		
Enco	oding:	0110	010a fff	f fff
	0			
Desc	ription:	•	he contents of	•
			o the contents	
			an unsigned s	
			nts of 'f' are gre	
			WREG, then t s discarded ar	
		two-cycle in	stead, making	uns a
		,	he Access Bar	k is selected
			he BSR is used	
		GPR bank.		
			nd the extende	ed instruction
			ed, this instruc	
			_iteral Offset A	•
			ever f \leq 95 (5F	0
			.2.3 "Byte-Ori	
			d Instruction	
			et Mode" for	
Word	10.	1		
		-		
Cycle	es:	1(2)		
- , -		• •		
- ,		Note: 3 cy	cles if skip and	
- ,		Note: 3 cy	cles if skip and 2-word instrue	
-	ycle Activity:	Note: 3 cy	•	
-		Note: 3 cy	•	
-	ycle Activity:	Note: 3 cy by a	2-word instruc	ction.
-	ycle Activity: Q1	Note: 3 cy by a Q2 Read	2-word instruc	ction. Q4
-	ycle Activity: Q1 Decode	Note: 3 cy by a Q2	2-word instruc Q3 Process	Ction. Q4 No
QC	ycle Activity: Q1 Decode ip:	Note: 3 cy by a Q2 Read register 'f'	2-word instruct Q3 Process Data	Q4 No operation
QC	ycle Activity: Q1 Decode ip: Q1	Note: 3 cy by a Q2 Read register f	2-word instruct Q3 Process Data Q3	Q4 No operation Q4
QC	ycle Activity: Q1 Decode ip: Q1 No	Note: 3 cy by a Q2 Read register f Q2 No	2-word instruct Q3 Process Data Q3 No	Q4 No operation Q4 No
Q C If sk	ycle Activity: Q1 Decode ip: Q1 No operation	Note: 3 cy by a Q2 Read register f Q2 No operation	2-word instruct Q3 Process Data Q3 No operation	Q4 No operation Q4
Q C If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and followed	Note: 3 cy by a Q2 Read register f Q2 No operation d by 2-word in:	2-word instruct Q3 Process Data Q3 No operation struction:	Q4 No operation Q4 No operation
Q C If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and followed Q1	Note: 3 cy by a Q2 Read register f Q2 No operation d by 2-word in: Q2	2-word instruct Q3 Process Data Q3 No operation struction: Q3	Q4 No operation Q4 No operation Q4
Q C If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and followed Q1 No	Note: 3 cy by a Q2 Read register f Q2 No operation d by 2-word in: Q2 No	2-word instruct Q3 Process Data Q3 No operation struction: Q3 No	Q4 No operation Q4 No operation Q4 No
Q C If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and followed Q1 No operation	Note: 3 cy by a Q2 Read register f Q2 No operation d by 2-word in: Q2 No operation	2-word instruct Q3 Process Data Q3 No operation struction: Q3 No operation	Q4 No operation Q4 No operation Q4 No operation
Q C If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and followed Q1 No operation No	Note: 3 cy by a Q2 Read register f Q2 No operation d by 2-word in: Q2 No operation No	2-word instruct Q3 Process Data Q3 No operation struction: Q3 No operation No	Q4 No operation Q4 No operation Q4 No operation No
Q C If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and followed Q1 No operation	Note: 3 cy by a Q2 Read register f Q2 No operation d by 2-word in: Q2 No operation	2-word instruct Q3 Process Data Q3 No operation struction: Q3 No operation	Q4 No operation Q4 No operation Q4 No operation
Q C If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and follower Q1 No operation No operation	Note: 3 cy by a Q2 Read register f' Q2 No operation d by 2-word ins Q2 No operation No operation	2-word instruct Q3 Process Data Q3 No operation struction: Q3 No operation No operation	Q4 No operation Q4 No operation Q4 No operation No operation
Q C If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and follower Q1 No operation No operation	Note: 3 cy by a Q2 Read register f' Q2 No operation d by 2-word ins Q2 No operation No operation No operation	2-word instruct Q3 Process Data Q3 No operation struction: Q3 No operation No operation No operation	Q4 No operation Q4 No operation Q4 No operation No operation
Q C If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and follower Q1 No operation No operation	Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation No operation	2-word instruct Q3 Process Data Q3 No operation struction: Q3 No operation No operation CPFSGT RE :	Q4 No operation Q4 No operation Q4 No operation No operation
Q C If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and follower Q1 No operation No operation	Note: 3 cy by a Q2 Read register f' Q2 No operation d by 2-word ins Q2 No operation No operation No operation	2-word instruct Q3 Process Data Q3 No operation struction: Q3 No operation No operation No operation	Q4 No operation Q4 No operation Q4 No operation No operation
Q C If sk If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and follower Q1 No operation No operation	Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation No operation HERE NGREATER GREATER	2-word instruct Q3 Process Data Q3 No operation struction: Q3 No operation No operation CPFSGT RE :	Q4 No operation Q4 No operation Q4 No operation No operation
Q C If sk If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and followed Q1 No operation No operation	Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation No operation HERE NGREATER GREATER tion	2-word instruct Q3 Process Data Q3 No operation struction: Q3 No operation No operation CPFSGT RE :	Q4 No operation Q4 No operation Q4 No operation No operation
Q C If sk If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and follower Q1 No operation No operation nple: Before Instruc	Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation No operation HERE NGREATER GREATER tion	2-word instruct Q3 Process Data Q3 No operation Struction: Q3 No operation No operation CPFSGT RE :	Q4 No operation Q4 No operation Q4 No operation No operation
Q C If sk If sk <u>Exan</u>	ycle Activity: Q1 Decode ip: Q1 No operation ip and follower Q1 No operation No operation nple: Before Instruc PC	Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation No operation HERE NGREATER GREATER tion = Ad = ?	2-word instruct Q3 Process Data Q3 No operation Struction: Q3 No operation No operation CPFSGT RE :	Q4 No operation Q4 No operation Q4 No operation No operation
Q C If sk If sk <u>Exan</u>	ycle Activity: Q1 Decode ip: Q1 No operation ip and follower Q1 No operation No operation nple: Before Instruct PC W After Instruction	Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation No operation HERE NGREATER GREATER tion = Ad = ?	2-word instruct Q3 Process Data Q3 No operation struction: Q3 No operation No operation CPFSGT RE : : :	Q4 No operation Q4 No operation Q4 No operation No operation
Q C If sk If sk <u>Exan</u>	ycle Activity: Q1 Decode ip: Q1 No operation ip and follower Q1 No operation No operation No operation Mo Operation Mo Ope	Note: 3 cy by a Q2 Read register f Q2 No operation d by 2-word ins Q2 No operation No operation No operation No operation HERE NGREATER GREATER tion = Ad = ? on > W;	2-word instruct Q3 Process Data Q3 No operation struction: Q3 No operation No operation CPFSGT RE : : :	Q4 No operation Q4 No operation Q4 No operation G, 0
Q C If sk If sk <u>Exan</u>	ycle Activity: Q1 Decode ip: Q1 No operation ip and follower Q1 No operation No operation No operation No operation Mo operation Kefore Instruct PC W After Instruction If REG PC	Note: 3 cy by a Q2 Read register f Q2 No operation d by 2-word ins Q2 No operation No operation No operation HERE NGREATER GREATER tion = Ad = ? on > W; = Ad	2-word instruct Q3 Process Data Q3 No operation struction: Q3 No operation CPFSGT RE : : dress (HERE)	Q4 No operation Q4 No operation Q4 No operation G, 0
Q C If sk If sk <u>Exan</u>	ycle Activity: Q1 Decode ip: Q1 No operation ip and follower Q1 No operation No operation No operation Mo Operation Mo Ope	Note: 3 cy by a Q2 Read register 'f' Q2 No operation d by 2-word insequence Q2 No operation d by 2-word insequence Q2 No operation Mo operation Mo operation No operation HERE NGREATER GREATER GREATER tion = > M; = > M; = > M; = > M; = W;	2-word instruct Q3 Process Data Q3 No operation struction: Q3 No operation CPFSGT RE : : dress (HERE)	Q4 No operation Q4 No operation Q4 No operation G, 0

CPF	SLT	Compare	Compare f with W, skip if f < W			
Synta	ax:	CPFSLT	f {,a}			
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]				
Oper	ation:	(f) – (W), skip if (f) < (unsigned	(W) comparison	1)		
Statu	s Affected:	None				
Enco	ding:	0110	000a	ffff	ffff	
Description: Compares the contents of data mem- location 'f' to the contents of W by performing an unsigned subtraction. If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is select If 'a' is '1', the BSR is used to select to GPR bank.					W by action. nan the ed NOP is a selected.	
Word	ls:	1				
Cycles: 1(2) Note: 3 cycles if skip by a 2-word ins				•		
QC	ycle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	Read	Process	-	No	
lf sk	in:	register 'f'	Data	0	peration	
11 5K	ιρ. Q1	Q2	Q3		Q4	
	No	No	No		No	
	operation	operation	operatio	on o	peration	
lf sk	ip and followed	d by 2-word ir	struction:			
	Q1	Q2	Q3		Q4	
	No operation	No operation	No operatio	n o	No peration	
	No	No	No		No	
	operation	operation	operatio	on o	peration	
Example: HERE CPFSLT REG, 1 NLESS : LESS :						
	Before Instruc					
	PC W After Instructio	= ?	ddress (HE	ERE)		
	If REG	/// < W				
	PC			ESS)		
	If REG PC	≥ W = Ao	· .	LESS)		

DAW		Decimal A	Adjust W Re	gister	DECF	Decreme	nt f	
Syntax:		DAW			Syntax:	DECF f{,c	t {,a}}	
Operands	s:	None			Operands:	$0 \leq f \leq 255$		
Operation	1:	lf [W<3:0>	> 9] or [DC = 1] then		d ∈ [0,1]		
		· · ·	$-6 \rightarrow W < 3:0>;$		Operation	a ∈ [0,1]		
		else (W<3:0>) -	→ W<3:0>;		Operation:	$(f) - 1 \rightarrow de$		
					Status Affected:	C, DC, N, C		
		· •	+ DC > 9] or [C + 6 + DC \rightarrow W·	-	Encoding:	0000	01da ff	
		else	· 0 · D0 -> W	·····,	Description:		register 'f'. If ' red in W. If 'd'	
		(W<7:4>) +	$-$ DC \rightarrow W<7:4	>		result is sto	red back in re	,
Status Affe	ected:	C DAW adjusts the eight-bit value in W, resulting from the earlier addition of two variables (each in packed BCD format)				(default).	ha Aaaaaa Ba	nk is selected.
Encoding:	:					,		d to select the
Descriptio	on:					GPR bank.		
								ed instruction ction operates
		· · ·	es a correct pa	,			Literal Offset /	
		result.					ever f ≤ 95 (5	
Words:		1					.2.3 "Byte-Or	iented and is in Indexed
Cycles:		1					set Mode" for	
Q Cycle	Activity:				Words:	1		
	Q1	Q2	Q3	Q4	Cycles:	1		
D	ecode	Read register W	Process Data	Write W	Q Cycle Activity:			
Example1	ŀ	Tegister W	Dala	VV	Q1	Q2	Q3	Q4
<u></u>	<u>.</u> .	DAW			Decode	Read	Process	Write to
Befo	ore Instruc	tion				register 'f'	Data	destination
	W	= A5h			Example:	DECF	CNT, 1, 0	
	C DC	= 0 = 0			Before Instru		, ., .	
After	Instructio	0			CNT	= 01h		
	W	= 05h			Z After Instruc	= 0		
	C DC	= 1 = 0			CNT	= 00h		
Example 2					Z	= 1		
	ore Instruc							
	W C	= CEh = 0						
	DC	= 0						
	Instructio							
	W	= 34h						
	С	= 1						

DECFSZ	Decremer	nt f, skip if O)	DCF	SNZ	Decremen	nt f, skip if r	not 0
Syntax:	DECFSZ f	{,d {,a}}		Synt	ax:	DCFSNZ	f {,d {,a}}	
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$			Oper	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$		
Operation:	(f) – 1 \rightarrow de skip if result	-		Oper	ation:	(f) – 1 \rightarrow de skip if resul		
Status Affected:	None			Statu	is Affected:	None		
Encoding:	0010	11da ffi	ff ffff	Enco	oding:	0100	11da ffi	Ef
Description:	decremente placed in W placed back If the result which is alro and a NOP i it a two-cyc If 'a' is '0', th If 'a' is '1', th GPR bank. If 'a' is '0' an set is enable in Indexed I mode when Section 25 Bit-Oriente	le instruction. The Access Bain The BSR is use and the extend ed, this instruct Literal Offset A ever $f \le 95$ (5 .2.3 "Byte-Or	the result is ne result is (default). t instruction, is discarded stead, making nk is selected. d to select the ed instruction ction operates Addressing Fh). See iented and is in Indexed	Desc	pription:	decremente placed in W placed back If the result instruction, discarded a instead, ma instruction. If 'a' is '0', tl If 'a' is '0', tl GPR bank. If 'a' is '0' a set is enabl in Indexed I mode when Section 25	ts of register 'f ed. If 'd' is '0', /. If 'd' is '1', th k in register 'f' is not '0', the which is alrea and a NOP is e: aking it a two-c he Access Bar he BSR is use nd the extend ed, this instruct Literal Offset / never f \leq 95 (5) .2.3 "Byte-Or ed Instruction	the resu (defau next dy fetc xecute cycle hk is se d to se ed inst ction op Addres Fh). Se iented
Words:	1					Literal Offs	set Mode" for	details
Cycles:	1(2)			Word	ds:	1		
,	Note: 3 cy	cles if skip an 2-word instru		Cycle	es:		cycles if skip a	
Q Cycle Activity				0.0	under Antivituu	by	a 2-word instr	ruction
Q1	Q2	Q3	Q4	QU	ycle Activity: Q1	Q2	Q3	
Decode	Read register 'f'	Process Data	Write to destination		Decode	Read	Process	Wr
lf skip:	register i	Data	destination		Decoue	register 'f'	Data	dest
Q1	Q2	Q3	Q4	lf sk	ip:	-		
No	No	No	No		Q1	Q2	Q3	(
operation	operation	operation	operation		No	No	No	
	ved by 2-word ins	struction:			operation	operation	operation	ope
Q1	Q2	Q3	Q4	lf Sk	ip and followe	3		
No operation	No operation	No operation	No operation		Q1 No	Q2 No	Q3 No	
No	No	No	No		operation	operation	operation	ope
operation		operation	operation		No	No	No	
Example:	HERE	DECFSZ GOTO	CNT, 1, 1 LOOP	Exar	operation nple:		OPERATION	ope
Before Instr PC After Instruc CNT	uction = Address	G (HERE)			Before Instruc TEMP After Instructio	NZERO : tion =	?	
IF CNT P IF CNT	$\begin{array}{rcl} = & 0;\\ C & = & Address\\ \neq & 0; \end{array}$	G (CONTINUE G (HERE + 2			TEMP If TEMP PC If TEMP PC	= = = _ =	TEMP – 1, 0; Address (1 0; Address (1	

	(i) $-1 \rightarrow \text{dest}$, skip if result $\neq 0$							
ted:	None							
	0100	11da	ffff	ffff				
	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. 1 1(2) Note: 3 cycles if skip and followed by a 2-word instruction.							
tivity: 1	Q2	Q	3	Q4				
ode	Read	Proc		Write to				
	register 'f'	Da	ta de	estination				
	00	~	•	0.4				
1	Q2	Q		Q4				
o ation	No operation	No opera	,	No peration				
				peration				

II SK	ip and ionower	u by z-woi	u ms	struction.	
	Q1	Q2		Q3	Q4
	No	No		No	No
	operation	operatio	n	operation	operation
	No	No		No	No
	operation	operatio	n	operation	operation
xan	nple:	HERE	Γ	CFSNZ TEN	4P, 1, 0
		ZERO	:		
		NZERO	:		
	Before Instruc	tion			
	TEMP		=	?	
	After Instruction	n			
	TEMP		=	TEMP – 1,	
	If TEMP PC		=	0; Address	7500)
	If TEMP		≠	0;	55KO)
	PC		=	Address (1	NZERO)

GOT	0	Uncondit	tional Br	anch		INC	F	Incremen	nt f		
Synta	ax:	GOTO k				Synta	ax:	INCF f{,o	d {,a}}		
Oper	ands:	$0 \le k \le 104$	8575			Oper	rands:	$0 \leq f \leq 255$			
Oper	ation:	$k \rightarrow PC<20$	0:1>					d ∈ [0,1]			
Statu	s Affected:	None				000	ration:	a ∈ [0,1] (f) + 1 → d	oot		
Enco	ding:							()			
	ord (k<7:0>)	1110	1111	k ₇ kkk	kkkk ₀		is Affected:	C, DC, N,			
2nd v	vord(k<19:8>)	1111	k ₁₉ kkk	kkkk	kkkk ₈	Enco	oding:	0010	10da	ffff	ffff
Desc	ription:	GOTO allow anywhere 2-Mbyte m value 'k' is GOTO is al instruction.	within enti emory rar loaded in ways a tw	ire nge. The to PC<2	20-bit	Desc	cription:	The conter incremente placed in V placed bac If 'a' is '0', 1 If 'a' is '1', 1	d. If 'd' is ' V. If 'd' is ' k in registe the Access	'0', the re 1', the re er 'f' (def s Bank is	esult is sult is ault). selecte
Word	s:	2						GPR bank.			
Cycle	es:	2						If 'a' is '0' a set is enab			
QC	vcle Activity:							in Indexed			•
	Q1	Q2	Q3		Q4			mode when		()	
	Decode	Read literal 'k'<7:0>,	No operat	ion '	ead literal k'<19:8>, /rite to PC			Section 25 Bit-Oriente Literal Off	ed Instruc	tions in	Indexe
	No	No	No		No	Word	ds:	1			
	operation	operation	operat	ion d	operation	Cycle	es:	1			
						QC	ycle Activity:				
Exam	nple:	GOTO THE	RE				Q1	Q2	Q3		Q4
	After Instructio PC =	n Address (T	HERE)				Decode	Read register 'f'	Proces Data		Write to estination
						Even		TNOT	av. 1	0	

ed back in register 'f' (default). is '0', the Access Bank is selected. is '1', the BSR is used to select the R bank. is '0' and the extended instruction is enabled, this instruction operates dexed Literal Offset Addressing le whenever f \leq 95 (5Fh). See tion 25.2.3 "Byte-Oriented and **Oriented Instructions in Indexed** ral Offset Mode" for details. 22 Q3 Q4 Process Write to ead ster 'f' Data destination Example: INCF CNT, 1, 0 **Before Instruction** CNT Z C DC FFh = 0 ? ? = After Instruction

00h

= = 1

= 1 1

CNT Z C DC

ffff

INCI	FSZ	Increment	t f, skip if 0	
Synta	ax:	INCFSZ f	{,d {,a}}	
$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Oper	ation:	(f) + 1 \rightarrow de skip if result	-	
Statu	is Affected:	None		
Enco	oding:	0011	11da ff	ff ffff
Description: The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, makin it a two-cycle instruction. If 'a' is '0', the Access Bank is selecter If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexe Literal Offset Mode" for details.				
Word	le.	1		
Cycle			cles if skip an 2-word instru	
QC	ycle Activity:			
	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process Data	Write to destination
lf sk	ip:		Data	destination
	Q1	Q2	Q3	Q4
	No	No	No	No
	operation	operation	operation	operation
If sk		d by 2-word ins		04
	Q1	Q2	Q3 No	Q4
	No operation	No operation	operation	No operation
	No	No	No	No
	operation	operation	operation	operation
Example: HERE INCFSZ CNT, 1, 0 NZERO : ZERO :				
Before Instruction PC = Address (HERE)				
	After Instructic CNT If CNT PC	= CNT + 1 = 0; = Address		
	If CNT PC	≠ 0; = Address		

INF	SNZ	Incremen	t f, skip if n	ot 0			
Synt	ax:	INFSNZ f	{,d {,a}}				
Oper	ands:	$0 \leq f \leq 255$	$0 \le f \le 255$				
		$d \in [0,1]$					
	a ∈ [0,1]						
Oper	ration:	(f) + 1 \rightarrow de					
01-1		skip if resul	ι≠ ∪				
	is Affected:	None					
	oding:	0100	10da ff				
Desc	cription:		ts of register ' d. If 'd' is '0', t				
			/. If 'd' is '1', th				
		placed bac	k in register 'f'	(default).			
			is not '0', the				
			which is alrea and a NOP is e	idy fetched, is			
			ind a NOP is e				
		instruction.		.,			
				nk is selected.			
		If 'a' is '1', t GPR bank.	he BSR is use	ed to select the			
			nd the extend	ed instruction			
				ction operates			
			Literal Offset				
			ever f ≤ 95 (5				
			.2.3 "Byte-Or	iented and is in Indexed			
			set Mode" for				
Word	ds:	1					
Cycle	es:	1(2)					
- , -		. ,	cycles if skip a	and followed			
		by	a 2-word inst	ruction.			
QC	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read	Process	Write to			
		register 'f'	Data	destination			
lf sk		00	00	04			
	Q1	Q2	Q3	Q4			
	No operation	No operation	No operation	No operation			
lf sk	ip and followe			operation			
	Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
	No	No	No	No			
	operation	operation	operation	operation			
<u>Exar</u>	Example: HERE INFSNZ REG, 1, 0 ZERO NZERO						
	Before Instruction						
	PC		6 (HERE)				
	After Instruction	on					
	REG If REG	= REG +	1				
	PC	≠ 0;= Address	(NZERO)				
	If REG	= 0;					
	PC	= Address	S (ZERO)				

IOR	IORLW Inclusive OR literal with W					
Synta	ax:	IORLW k				
Oper	ands:	$0 \le k \le 25$	5			
Oper	ation:	(W) .OR. k	$x \rightarrow W$			
Status Affected: N, Z						
Enco	ding:	0000	1001	kkkk	kkkk	
Desc	ription:	The conte eight-bit lit W.				
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3	1	Q4	
	Decode	Read literal 'k'	Proce Dat		/rite to W	
<u>Exan</u>	nple:	IORLW	35h			
	Potoro Instruction					

Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Operation:	(W) .OR. (f	$) \rightarrow dest$		
Status Affected:	N, Z			
Encoding:	0001	00da	ffff	ffff
Description:	 '0', the result is (default). If 'a' is '0', 1 If 'a' is '1', 1 GPR bank. If 'a' is '0' a set is enab in Indexed mode when Section 25 Bit-Oriented 	Inclusive OR W with register 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.		
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	8	Q4
Decode	Read register 'f'	Proce Dat		Write to estination
Example:	TODWE D	FOIIT	0 1	

Inclusive OR W with f

IORWF f {,d {,a}}

Before Instruction

DCI		uouon	
	W	=	9Ah

After Instruction

W BFh =

Example:

IORWF

Syntax:

IORWF RESULT, 0, 1

Before Instruction					
RESULT	=	13h			
W	=	91h			
After Instruction	n				
RESULT	=	13h			
W	=	93h			

DS41412B-page 390

LFS	R	Load FSF	ર		MOVF	Move f		
Synta	ax:	LFSR f, k		Syntax:	MOVF f{,	d {,a}}		
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 4095 \end{array}$		Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \end{array}$			
Oper	ation:	$k \to FSRf$				a ∈ [0,1]		
Statu	s Affected:	None			Operation:	$f \to \text{dest}$		
Enco	ding:	1110 1111)ff k ₁₁ kkk kkk kkkk	Status Affected: Encoding:	N, Z	00da ffi	ff ffff
Desc	ription:		literal 'k' is loa Register poir		Description:		ts of register 'f' n dependent u	
Word	s:	2					. If 'd' is '0', the	
Cycle		2				placed back	′. If 'd' is '1', th ‹ in register 'f' can be anywh	(default).
QU	vcle Activity:	00	00	04		256-byte ba	•	
	Q1 Decode	Q2 Read literal	Q3 Process	Q4 Write		,	he Access Bar	
	Decode	'k' MSB	Data	literal 'k' MSB to FSRfH		GPR bank. If 'a' is '0' a	ne BSR is use nd the extende ed, this instruc	ed instruction
	Decode	Read literal 'k' LSB	Process Data	Write literal 'k' to FSRfL		in Indexed I mode when Section 25.	_iteral Offset A ever f ≤ 95 (5F . 2.3 "Byte-Or i	Addressing Th). See iented and
<u>Exam</u>	<u>iple</u> :	LFSR 2,	3ABh				d Instruction et Mode" for	
	After Instruction FSR2H	on = 03	h		Words:	1		
	FSR2L	= 03 = AE			Cycles:	1		
					Q Cycle Activity:			
					Q1	Q2	Q3	Q4
					Decode	Read register 'f'	Process Data	Write W
					Example:	MOVF RE	EG, 0, 0	
					Before Instruc			
					REG W	= 221 = FF		
					VV After Instructio		11	
					REG	= 22	h	
					W	= 221	h	

MOVFF	Move f to f			MOVL	В	Move lite	ral to lo	w nit	ble	in BSR
Syntax:	MOVFF f _s ,f _d			Syntax	c	MOVLW F	(
Operands:	$0 \leq f_s \leq 4095$			Opera	nds:	$0 \le k \le 255$				
	$0 \le f_d \le 4095$			Operat	tion:	$k \to BSR$				
Operation:	$(f_s) \rightarrow f_d$			Status	Affected:	None				
Status Affected:	None	n		Encodi	ing:	0000	0001	kkk	.k	kkkk
Encoding: 1st word (source) 2nd word (destin.)	1100 ffff 1111 ffff	ffff ffff	ffff _s ffff _d	Descri	ption:	The eight-t Bank Selec of BSR<7:4	t Registe I> alway	er (BSI s rema	R). T ains '(he value 0',
Description:	The contents of so moved to destination Location of source	on register	ʻf _d '.	regardless of the value of k_7 : k_4 . Words: 1						ŀ
	in the 4096-byte da	ita space (000h to	Cycles	:	1				
	FFFh) and location		u	Q Cyc	cle Activity:					
	can also be anywh FFFh.			_	Q1	Q2	Q	3		Q4
	Either source or de (a useful special si		an be W		Decode	Read literal 'k'	Proce Dat			te literal to BSR
	MOVFF is particula transferring a data peripheral register	memory lo (such as th	cation to a	<u>Examp</u> B	<u>ole</u> : efore Instruc	MOVLB	5			
	buffer or an I/O por The MOVFF instruct PCL, TOSU, TOSH destination register	ion cannol			BSR Reg fter Instruction BSR Reg	gister = 02 on				
Words:	2									
Cycles:	2 (3)									

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f' (src)	Process Data	No operation
Decode	No operation No dummy read	No operation	Write register 'f' (dest)

Example: MOVFF REG1, REG2

Before Instruction REG1	_	33h
	_	
REG2	=	11h
After Instruction		
REG1	=	33h
REG2	=	33h

MO\	/LW	Move lite	ral to W	1		
Synta	ax:	MOVLW k	(
Oper	ands:	$0 \le k \le 255$;			
Oper	ation:	$k\toW$				
Statu	s Affected:	None				
Enco	ding:	0000	1110	kkk	k	kkkk
Desc	ription:	The eight-b	oit literal '	k' is lo	ade	d into W.
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3	6		Q4
	Decode	Read literal 'k'	Proce Dat		W	rite to W
<u>Exan</u>	<u>nple:</u> After Instructic	MOVLW	5Ah			
	W	= 5Ah				

MOVWF	Move W	to f		
Syntax:	MOVWF	f {,a}		
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]			
Operation:	$(W) \to f$			
Status Affected:	None			
Encoding:	0110	111a	ffff	ffff
Description:	Move data Location 'f' 256-byte b If 'a' is '0', ' If 'a' is '1', ' GPR bank If 'a' is '0' a set is enab in Indexed mode when Section 29 Bit-Orient Literal Off	can be a ank. the Access the BSR i and the ex- led, this i Literal Of never $f \le 1$ 5.2.3 "By ed Instru	nywhere i as Bank is s used to attended in nstruction ffset Addro 95 (5Fh). te-Oriento ctions in	in the selected. select the astruction operates essing See ed and Indexed
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proce Data		Write gister 'f'
Example:	MOVWF	REG, 0		
Before Instruc	tion			
W REG After Instructio	= 4Fh = FFh on			
W REG	= 4Fh = 4Fh			

MULLW	Multiply I	iteral with V	v	MULWF	Multiply	W with f		
Syntax:	MULLW	k		Syntax:	MULWF f {,a}			
$Operands: \qquad 0 \le k \le 255$		Operands:	$0 \le f \le 255$					
Operation:	(W) x k \rightarrow	PRODH:PROI	DL		a ∈ [0,1]			
Status Affected:	None			Operation:	(W) x (f) –	PRODH:PR	ODL	
Encoding:	0000	1101 kk	kk kkkk	Status Affected:	None			
Description:	An unsigne	ed multiplicatio	n is carried	Encoding:	0000	001a ff	ff ffff	
	8-bit literal placed in th pair. PROD W is uncha None of the Note that n possible in	out between the contents of W and the Description: An unsigned multiplication out between the contents of W and the 8-bit literal 'k'. The 16-bit result is out between the contents of W and the Description: glaced in the PRODH:PRODL register register file location 'f'. T pair. PRODH contains the high byte. result is stored in the PR W is unchanged. register pair. PRODH contains the high byte. None of the Status flags are affected. high byte. Both W and 'f' Note that neither overflow nor carry is unchanged. possible in this operation. A zero result None of the Status flags is possible but not detected. Note that neither overflow		s of W and the The 16-bit RODH:PRODL ontains the " are are affected. w nor carry is				
Words:	1				possible in this operation. A zero result is possible but not detected.			
Cycles:	1					the Access B		
Q Cycle Activity:						f 'a' is '1', the		
Q1	Q2	Q3	Q4			ne GPR bank.	led instruction	
Decode <u>Example</u> : Before Instruc	Read literal 'k' MULLW	Process Data	Write registers PRODH: PRODL		set is enal operates i Addressin f ≤ 95 (5Fr "Byte-Ori	bled, this instru- n Indexed Lite g mode when n). See Sectio ented and Bit ns in Indexed	uction ral Offset ever on 25.2.3	
W	= E2	Ph		Words:	1			
PRODH	= ?	-11		Cycles:	1			
PRODL After Instructio	= ? on			Q Cycle Activity:				
W	= E2	2h		Q1	Q2	Q3	Q4	
PRODH PRODL	= AI = 08			Decode	Read register 'f'	Process Data	Write registers PRODH: PRODL	

Example: REG, 1 MULWF

Before Instruction

Bololo moduom		
W REG PRODH PRODL	= = =	C4h B5h ? ?
After Instruction		
W	=	C4h
REG	=	B5h
PRODH	=	8Ah
PRODL	=	94h

NEGF	Negate f
Syntax:	NEGF f {,a}
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$
Operation:	$(\overline{f}) + 1 \rightarrow f$
Status Affected:	N, OV, C, DC, Z
Encoding:	0110 110a ffff ffff
Description:	Location 'f' is negated using two's complement. The result is placed in the data memory location 'f'. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.
Words:	1
Cycles:	1

NOF	•	No Opera	ation			
Synta	ax:	NOP				
Oper	ands:	None				
Oper	ation:	No operati	on			
Statu	s Affected:	None				
Enco	ding:	0000 1111	0000 xxxx	000	-	0000 xxxx
Desc	ription:	No operati	on.			
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q	3		Q4
	Decode	No operation	No opera	-	o	No peration

Example:

None.

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Example: NEGF REG, 1

> Before Instruction REG = 0011 1010 [3Ah] After Instruction REG = 1100 0110 [C6h]

POP	Рор Тор	of Retur	n Stacl	k	
Syntax:	POP				
Operands:	None				
Operation:	$(TOS) \rightarrow b$	t bucket			
Status Affected:	None				
Encoding:	0000	0000	0000	0110	
Description:	The TOS variables of the TOS variables of the	s discardenes the pro- d onto the ction is pro- properly r	ed. The [*] evious v return s ovided to manage	TOS value value that stack. o enable the return	
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	No operation	POP To value		No operation	
Example:	POP GOTO	NEW			
Before Instruc TOS Stack (1	ction level down))31A2h 14332h		
After Instruction TOS PC	on	-	14332h EW		

PUSH	Push Top of Return Stack				
Syntax:	PUSH				
Operands:	None				
Operation:	$(PC + 2) \rightarrow$	TOS			
Status Affected:	None				
Encoding:	0000	0000	000 0000 0101		
Description:	The PC + 2 the return s value is pus This instruc software sta then pushin	tack. The shed dow ction allov ack by m	e prev vn on f ws imp odifyir	ious the s blem ng T(TOS stack. enting a OS and
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3			Q4
Decode	PUSH PC + 2 onto	No operation		or	No
	return stack		lion	~	Deration
Example:	return stack				beration
Example: Before Instruc TOS PC	PUSH	= 3	345Ah)124h		

RCA	LL	Relative 0	Call		
Synta	ax:	RCALL n			
Oper	ands:	-1024 ≤ n ≤	1023		
Oper	ation:	(PC) + 2 → (PC) + 2 + 2		;	
Statu	s Affected:	None			
Enco	ding:	1101	1nnn	nnnn	nnnn
Desc	ription:	Subroutine from the cu address (Po stack. Then number '2n have incren instruction, PC + 2 + 2r two-cycle in	rrent loca C + 2) is a, add the ' to the P nented to the new n. This in	ation. First pushed of 2's com C. Since o fetch th address struction	st, return onto the plement the PC will e next will be
Word	ls:	1			
Cycle	es:	2			
QC	ycle Activity:				
	Q1	Q2	Q3	5	Q4
	Decode	Read literal 'n'	Proce Dat		/rite to PC
		PUSH PC to stack			
	No	No	No		No
	operation	operation	opera	tion o	operation

Example: HERE RCALL Jump

Before Instruction PC = Address (HERE) After Instruction

PC = Address (Jump) TOS = Address (HERE + 2)

RES	ET	Reset						
Synta	ax:	RESET						
Oper	ands:	None	None					
Operation:			Reset all registers and flags that are affected by a MCLR Reset.					
Statu	s Affected:	All						
Enco	ding:	0000	0000	1111	. 1111			
Desc	ription:	This instru execute a						
Word	ls:	1						
Cycle	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q3	3	Q4			
	Decode	Start	No)	No			
		Reset	opera	tion	operation			

Example:

After Instruction	
Dogistors -	

Registers =	Reset Value
Flags* =	Reset Value

RESET

© 2010 Microchip Technology Inc.

RET	FIE	Return fro	om Interrup	t
Synta	ax:	RETFIE {s	;}	
Oper	ands:	$s \in [0,1]$		
Oper	ation:	if s = 1 (WS) \rightarrow W, (STATUSS) (BSRS) \rightarrow	EH or PEIE/G	
Statu	s Affected:	GIE/GIEH,	PEIE/GIEL.	
Enco	ding:	0000	0000 00	01 000s
Desc	ription:	and Top-of- the PC. Inte setting eithe global intern contents of STATUSS a their corres Status and	the shadow re and BSRS, are ponding regis	s loaded into abled by low priority t. If 's' = 1, the egisters, WS, e loaded into ters, W, , no update of
Word	ls:	1		
Cycle	es:	2		
QC	vcle Activity:			
	Q1	Q2	Q3	Q4
	Decode	No operation	No operation	POP PC from stack Set GIEH or GIEL
	No	No	No	No
	operation	operation	operation	operation
<u>Exan</u>	After Interrupt	RETFIE (1	
	PC W BSR Status GIE/GIEł	H, PEIE/GIEL	= TOS = WS = BSRS = STATU = 1	

RETLW		Return lit	eral to	w		
Syntax:		RETLW k				
Operands:		$0 \le k \le 255$	i			
Operation:		$k \rightarrow W$, (TOS) $\rightarrow P$ PCLATU, F		are un	char	nged
Status Affected	:	None				
Encoding:		0000	1100	kkk	k	kkkk
Description:		W is loade The progra top of the s The high a remains ur	m counte tack (the ddress la	er is loa returr tch (P	adeo 1 ado	l from the dress).
Words:		1				
Cycles:		2				
Q Cycle Activi	ty:					
Q1		Q2	Q3	5		Q4
Decode	e	Read literal 'k'	Proce Dat		fro	OP PC m stack, rite to W
No		No	No			No
operatio	n	operation	opera	tion	op	peration
Example:	BLE	; W conta ; offset		ole		
		; W now h				

```
; table value
:
TABLE
ADDWF PCL ; W = offset
RETLW k0 ; Begin table
RETLW k1 ;
:
RETLW kn ; End of table
```

W	=	07h
After Instruct	tion	
W	=	value of kn

RET	URN	Return fro	om Subrou	tine		
Synta	ax:	RETURN	{s}			
Oper	ands:	$s \in [0,1]$				
Oper	ation:	$(TOS) \rightarrow PC,$ if s = 1 $(WS) \rightarrow W,$ $(STATUSS) \rightarrow Status,$ $(BSRS) \rightarrow BSR,$ PCLATU, PCLATH are unchanged				
Statu	s Affected:	None				
Enco	ding:	0000	0000 00	01	001s	
Desc	ription:	popped and is loaded in 's'= 1, the c registers, W are loaded i registers, W	I subroutine. I the top of the to the progra ontents of the /S, STATUSS into their corr /, Status and pdate of thes ault).	e sta m cou e sha S and espo BSR.	ck (TOS) unter. If dow BSRS, nding . If	
Word	s:	1				
Cycle	es:	2				
QC	ycle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	No operation	Process Data	-	POP PC om stack	
	No	No	No		No	
	operation	operation	operation	0	peration	
<u>Exan</u>	nple: After Instructio PC = TC					

RLCF	Rotate Le	eft f through	Carry
Syntax:	RLCF f	{,d {,a}}	
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$		
Operation:	$(f < n >) \rightarrow de$ $(f < 7 >) \rightarrow C$ $(C) \rightarrow dest$,	
Status Affected:	C, N, Z		
Encoding:	0011	01da fff	ff ffff
Description:	one bit to the flag. If 'd' is W. If 'd' is ' in register ' If 'a' is '0', the selected. If select the C If 'a' is '0' a set is enable operates in Addressing $f \le 95$ (5Fh "Byte-Orie	the Access Ba 'a' is '1', the B BPR bank. Ind the extended led, this instru Indexed Liter mode whene). See Section nted and Bit- is in Indexed	the CARRY is placed in s stored back ank is SR is used to ed instruction ction al Offset ver 1 25.2.3 Oriented Literal Offset
Words:	1		
Cycles:	1		
Q Cycle Activity:	·		
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination
Example:	RLCF	REG, 0,	0
Before Instruct REG C After Instructio REG ₩ C	= 1110 0 = 0	110	

RLNCF	Rotate Le	eft f (No Car	ry)
Syntax:	RLNCF	f {,d {,a}}	
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$		
Operation:	$(f \le n >) \rightarrow d$ $(f \le 7 >) \rightarrow d$	est <n +="" 1="">, est<0></n>	
Status Affected:	N, Z		
Encoding:	0100	01da ff:	ff ffff
	is placed ir stored bac If 'a' is '0', t If 'a' is '1', t GPR bank. If 'a' is '0' a set is enab in Indexed mode when Section 25 Bit-Oriente	he left. If 'd' is he left. If 'd' is '1' k in register 'f' he Access Ban he BSR is use and the extend led, this instruct Literal Offset J hever $f \le 95$ (5 5.2.3 "Byte-Or ed Instruction set Mode" for register f	, the result is (default). hk is selected. d to select the ed instruction ction operates Addressing Fh). See iented and is in Indexed details.
Words:	1		
Cycles:	1		
Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination
Example: Before Instruct REG After Instructio	= 1010 1	REG, 1, 011	0
REG	= 0101 0	111	

RRC	F	Rotate R	ight f th	lough o	, any
Synta	ax:	RRCF f	[,d {,a}}		
Oper	ands:	$0 \le f \le 255$	i		
		d ∈ [0,1] a ∈ [0,1]			
Oper	ation:	$(f < n >) \rightarrow c$	lest <n 1<="" td="" –=""><td>>.</td><td></td></n>	>.	
		$(f<0>) \rightarrow 0$		3	
		$(C) \rightarrow des$	t<7>		
	s Affected:	C, N, Z			1
Enco	ding: ription:	0011 The conte	00da	ffff	ffff
		register 'f' If 'a' is '0', If 'a' is '1', GPR bank	the Acces the BSR i		
		If 'a' is '0' set is enat in Indexed mode whe Section 2 Bit-Orient Literal Off	bled, this i Literal Of never f < 5 5.2.3 "By ed Instru set Mode	nstructior ffset Addr 95 (5Fh). te-Orient ctions in e" for deta	n operates ressing See ted and Indexed
		set is enat in Indexed mode whe Section 2 Bit-Orient	bled, this i Literal Of never f < 5 5.2.3 "By ed Instru set Mode	nstructior ffset Addr 95 (5Fh). te-Orient ctions in	n operates ressing See ted and Indexed
Word	ls:	set is enat in Indexed mode whe Section 2 Bit-Orient Literal Off	bled, this i Literal Of never f < 5 5.2.3 "By ed Instru set Mode	nstructior ffset Addr 95 (5Fh). te-Orient ctions in e" for deta	n operates ressing See ted and Indexed
Word		set is enab in Indexed mode whe Section 2 Bit-Orient Literal Off	bled, this i Literal Of never f < 5 5.2.3 "By ed Instru set Mode	nstructior ffset Addr 95 (5Fh). te-Orient ctions in e" for deta	n operates ressing See ted and Indexed
Cycle		set is enablin Indexed mode whe Section 2 Bit-Orient Literal Off	bled, this i Literal Of never f < 5 5.2.3 "By ed Instru set Mode	nstructior ffset Addr 95 (5Fh). te-Orient ctions in e" for deta	n operates ressing See ted and Indexed
Cycle	es:	set is enablin Indexed mode whe Section 2 Bit-Orient Literal Off	bled, this i Literal Of never f < 5 5.2.3 "By ed Instru set Mode	nstructior ffset Addr 95 (5Fh). te-Orient ctions in 9" for deta egister f	n operates ressing See ted and Indexed
Cycle	es: ycle Activity:	set is enablin Indexed mode whe Section 2 Bit-Orient Literal Off C	bled, this i Literal Of never f ≤ 1 5.2.3 "By ed Instru set Mode	nstructior ffset Addr 95 (5Fh). te-Orient ctions in e" for deta egister f	n operates ressing See aed and I Indexed ails.
Cycle	es: ycle Activity: Q1	set is enablin Indexed mode whe Section 2 Bit-Orient Literal Off C 1 1 2 2 Read	oled, this i Literal Of never f ≤ 5 5.2.3 "By ed Instru fset Mode re Rode Q3 Proce	nstructior ffset Addr 95 (5Fh). te-Orient ctions in e" for deta egister f	a operates ressing See and and a indexed ails. Q4 Write to
Cycle	es: ycle Activity: Q1 Decode	set is enablin Indexed mode whe Section 2 Bit-Orient Literal Off C 1 1 2 2 Read	Literal Of never f ≤ 1 5.2.3 "By ed Instru fset Mode re Q3 Proce Dat	nstructior ffset Addr 95 (5Fh). te-Orient ctions in e" for deta egister f	a operates ressing See and and a indexed ails. Q4 Write to
Cycle Q C <u>Exan</u>	es: ycle Activity: Q1 Decode nple: Before Instruc	set is enable in Indexed mode whe Section 2 Bit-Orient Literal Off C 1 1 1 2 Read register 'f' RRCF tion	ed, this i Literal Of never f ≤ 1 5.2.3 "By ed Instru set Mode re Proce Data REG,	nstructior ffset Addr 95 (5Fh). te-Orient ctions in e" for deta egister f	a operates ressing See and and alls. Q4 Write to
Cycle Q C <u>Exan</u>	es: ycle Activity: Q1 Decode	set is enablin Indexed mode whe Section 2 Bit-Orient Literal Off C 1 1 1 2 Q2 Read register 'f'	ed, this i Literal Of never f ≤ 1 5.2.3 "By ed Instru set Mode re Proce Data REG,	nstructior ffset Addr 95 (5Fh). te-Orient ctions in e" for deta egister f	a operates ressing See and and alls. Q4 Write to
Cycle Q C <u>Exan</u>	295: ycle Activity: Q1 Decode nple: Before Instruct REG C After Instruction	set is enal in Indexed mode whe Section 2 Bit-Orient Literal Off C 1 1 1 2 Q2 Read register 'f' RRCF tion = 1110 = 0	Q3 Proce Date REG, 0110	nstructior ffset Addr 95 (5Fh). te-Orient ctions in e" for deta egister f	a operates ressing See and and alls. Q4 Write to
Cycle Q C <u>Exan</u>	295: ycle Activity: Q1 Decode nple: Before Instrucc REG C	set is enal in Indexed mode whe Section 2 Bit-Orient Literal Off C 1 1 1 2 Q2 Read register 'f' RRCF tion = 1110 = 0	Q3 Proce Date 0110 0110 0110	nstructior ffset Addr 95 (5Fh). te-Orient ctions in e" for deta egister f	a operates ressing See and and alls. Q4 Write to

RRN	NCF	Rotate Right f (No Carry)					
Synt	ax:	RRNCF 1	f {,d {,a}}				
Oper	rands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Ope	ration:	$(f < n >) \rightarrow dest < n - 1 >,$ $(f < 0 >) \rightarrow dest < 7 >$					
Statu	us Affected:	N, Z					
Enco	oding:	0100	00da ff	ff ffff			
Desc	cription:	The contents of register 'f' are rotated one bit to the right. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank will be selected (default), overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
			register	r f 🗕 🕨			
		Ľ	 register 	r f 🕨			
Word			► register	rf -			
Cycl	es:	1 1		rf -			
Cycl	es: cycle Activity:	1					
Cycl	es:		Q3 Process Data	Q4 Write to destination			
Cycle Q C	es: cycle Activity: Q1 Decode	1 Q2 Read register 'f'	Q3 Process	Q4 Write to			
Cycle Q C	es: Cycle Activity: Q1	1 Q2 Read register 'f' RRNCF tion = 1101	Q3 Process Data REG, 1, 0	Q4 Write to			
Cycli Q C <u>Exar</u>	es: Cycle Activity: Q1 Decode mple 1: Before Instruct REG After Instruction REG	1 Q2 Read register 'f' RRNCF tion = 1101	Q3 Process Data REG, 1, 0 01111 1011	Q4 Write to			
Cycli Q C <u>Exar</u>	es: Q1 Q1 Decode <u>nple 1</u> : Before Instruct REG After Instruction REG	1 Q2 Read register 'f' RRNCF tion = 1101 RRNCF	Q3 Process Data REG, 1, 0 01111 1011	Q4 Write to			
Cycli Q C <u>Exar</u>	es: cycle Activity: Q1 Decode nple 1: Before Instruct REG After Instruction REG nple 2:	1 Q2 Read register 'f' RRNCF tion = 1101 RRNCF tion = ? = 1101	Q3 Process Data REG, 1, 0 0111 1011 REG, 0, 0	Q4 Write to			

SET	F	Set f					
Synta	ax:	SETF f{	,a}				
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]	i				
Oper	ation:	$FFh\tof$	$FFh\tof$				
Statu	s Affected:	None					
Enco	ding:	0110	100a	ffff	ffff		
Desc	ription:	If 'a' is '1', GPR bank If 'a' is '0' a set is enab in Indexed mode whe Section 29	FFh. the Acces the BSR and the e: oled, this i Literal O never f ≤ 5.2.3 "By ed Instru	ss Bank is used i xtended nstruction ffset Ad 95 (5Fh te-Orien ctions	is selected. to select the instruction on operates dressing i). See nted and in Indexed		
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3	}	Q4		
	Decode	Read register 'f'	Proce Dat		Write register 'f'		
<u>Exan</u>	nple:	SETF	REG	5 , 1			

Before Instruction			
REG	=	5Ah	
After Instruction			
REG	=	FFh	

SLEEP	Enter Sle	ep mode		SUBFWB	Subtract f from W with borrow			
Syntax:	SLEEP			Syntax:	SUBFWB	f {,d {,a}}		
Operands:	None			Operands:	$0 \le f \le 255$	5		
Operation:	$00h \rightarrow WE$				d ∈ [0,1] a ∈ [0,1]			
	$0 \rightarrow \underline{WDT}$ $1 \rightarrow \overline{TO}$,	postscaler,		Operation:		$(\overline{C}) \rightarrow \text{dest}$		
	$1 \rightarrow \frac{10}{PD}$, $0 \rightarrow PD$			Status Affected:				
Status Affected:	TO, PD				, - , -, -,			
Encoding:	0000	0000 000	0 0011	Encoding:				
Description:	cleared. Tl is set. Wat postscaler The proces	r-down Status he Time-out St chdog Timer a are cleared. ssor is put into scillator stoppe	atus bit (TO) and its 9 Sleep mode	Description: Subtract register 'f' a (borrow) from W (2's method). If 'd' is '0', th in W. If 'd' is '1', the register 'f' (default). If 'a' is '0', the Acces selected. If 'a' is '1',		f 'd' is '0', the r is '1', the resu (default). the Access Ba f 'a' is '1', the	nplement esult is stored Ilt is stored in ank is	
Words:	1					ne GPR bank. and the extend	od instruction	
Cycles:	1					bled, this instru		
Q Cycle Activity:						n Indexed Lite		
Q1	Q2	Q3	Q4			g mode whene 1). See Sectio		
Decode	No	Process	Go to			ented and Bit-		
	operation	Data	Sleep		Instruction Mode" for	ns in Indexed	Literal Offset	
Example:	SLEEP			Words:	1	uelans.		
Before Instruc	tion			Cycles:	1			
<u>TO</u> =	?			Q Cycle Activity:				
PD = After Instructio	?			Q1	Q2	Q3	Q4	
$\frac{\text{TO}}{\text{TO}} =$	1†			Decode	Read	Process	Write to	
PD =	0				register 'f'	Data	destination	
† If WDT causes v	wake-up, this t	bit is cleared.		Example 1: Before Instruct REG W C After Instructi REG W C Before Instructi REG W C After Instructi REG W C Z N Example 3: Before Instruct REG W C Z N Example 3: Before Instruct	= 3 = 2 = 1 on = FF = 2 = 0 = 0 = 1; re SUBFWB tion = 2 = 3 = 1 = 0 = 0; re SUBFWB	REG, 1, 0 sult is negativ REG, 0, 0 sult is positive REG, 1, 0	e	

SUBLW Subtract W from literal						
Syntax: SUBLW k						
Operands:	$0 \le k \le 255$	5				
Operation:	$k-(W) \rightarrow$	$k-(W)\toW$				
Status Affected:	N, OV, C,	N, OV, C, DC, Z				
Encoding:	0000					
Description	W is subtra literal 'k'. T					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read literal 'k'	Proce: Data		rite to W		
Example 1:	SUBLW ()2h				
Before Instruc W C After Instructio W C Z N	= 01h = ? on = 01h	esult is po	sitive			
Example 2:	SUBLW ()2h				
Before Instruc W C After Instructio W C Z N	truction = 02h = ?					
Example 3:	SUBLW ()2h				
Before Instruc W C After Instructio W C Z N	= 03h = ? on = FFh ; (2	2's compl esult is ne	ement) egative			

SUBWF	Subtrac	t W from f				
Syntax:	SUBWF	f {,d {,a}}				
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]					
Operation:	(f) – (W) -	→ dest				
Status Affected:	N, OV, C,	DC, Z				
Encoding:	0101	11da ffi	ff ffff			
Description:	compleme result is s result is s (default). If 'a' is '0', selected. to select t If 'a' is '0' set is ena operates i Addressin $f \le 95$ (5F "Byte-Ori Instructio	Subtract W from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	Write to destination			
Example 1: Before Instruct REG W C After Instructio REG W C Z N	= 3 = 2 = ? on = 1 = 2	REG, 1, 0	2			
Example 2:	SUBWF	REG, 0, 0				
Before Instruc REG W C After Instructio REG W C Z N	= 2 = 2 = ? on = 2 = 0	esult is zero				
Example 3:	SUBWF	REG, 1, 0				
Before Instruc REG W C	tion = 1 = 2 = ?					
After Instructic REG W C Z N	= FFh ;(2 = 2	2's complement esult is negativ	,			

SUBWFB	Subtr	act W froi	n f with	Borrow
Syntax:	SUBW	/FB f{,d∤	{,a}}	
Operands:	$0 \le f \le$			
	d ∈ [0, a ∈ [0,	-		
Operation:	-	$() - (\overline{C}) \rightarrow c$	lest	
Status Affected:		C, DC, Z		
Encoding:	010		fff	ffff
Description:	Subtra (borrov ment n stored If 'a' is GPR b If 'a' is set is e in Inde mode v Sectio Bit-Or	t W and th v) from regi- nethod). If 'd' in W. If 'd' i back in reg '0', the Acc '1', the BSF ank. '0' and the enabled, this xed Literal 0 whenever f a n 25.2.3 "B	e CARRY ster 'f' (2' d' is '0', tf ister 'f' (d ess Bank R is used extended s instructi Offset Ad \leq 95 (5Ff Byte-Orie ructions	/ flag s comple- ne result is efault). to selected. to select the l instruction on operates dressing n). See nted and in Indexed
Words:	Literal	Offset Mo	de" for d	etails.
Cycles:	1			
Q Cycle Activity:	•			
Q1	Q2	(Q3	Q4
Decode	Rea	d Pro	ocess	Write to
	registe	rʻf'D	Data	destination
Example 1:	SUBW	IFB REG,	1, 0	
Before Instruc REG	tion = 19	h (00	01 100:	1)
W C	= 0D = 1		00 110	,
After Instructio				
REG W	= 0C = 0D		00 110	
С	= 1	(00	/00 II0.	1)
Z N	= 0 = 0	; res	sult is pos	sitive
Example 2:	SUBW	IFB REG,	0,0	
Before Instruc		b (00	01 101	1 \
REG W	= 1E = 1A		01 101: 01 101	
C After Instructio	= 0			
REG	= 1B		01 101:	1)
W C	= 00 = 1	h		
Ž	= 1 = 0	; res	sult is zer	0
Example 3:	- U SUBW	IFB REG,	1, 0	
Before Instruc		,	_, .	
REG W	= 03 = 0E		00 001	
Č	= 1		00 111	5)
After Instructio REG	on = F5	h (11	.11 010:	1)
		; [2'	s comp]	
W C	= 0E = 0	II (00	00 1110	J)
Z N	= 0 = 1	; res	sult is neo	gative

SWAPF	Swap f				
Syntax:	SWAPF f	{,d {,a}}			
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$	d ∈ [0,1] a ∈ [0,1]			
Operation:	$(f<3:0>) \rightarrow dest<7:4>,$ $(f<7:4>) \rightarrow dest<3:0>$				
Status Affected:	None	None			
Encoding:	0011	10da	ffff	ffff	
	is placed in placed in re If 'a' is '0', t If 'a' is '1', t GPR bank. If 'a' is '0' a set is enabl in Indexed mode when Section 25	'f' are exchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed			
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	Read register 'f'	Proce Data		Write to destination	
Example:	SWAPF F	REG, 1,	0		
Before Instruc REG After Instructic	= 53h				

TBL	RD	Table Read				
Synta	ax:	TBLRD (*; *+; *-; +*)				
Oper	ands:	None				
Oper		None if TBLRD *, (Prog Mem (TBLPTR)) \rightarrow TABLAT; TBLPTR – No Change; if TBLRD *+, (Prog Mem (TBLPTR)) \rightarrow TABLAT; (TBLPTR) + 1 \rightarrow TBLPTR; if TBLRD *-, (Prog Mem (TBLPTR)) \rightarrow TABLAT; (TBLPTR) – 1 \rightarrow TBLPTR; if TBLRD +*, (TBLPTR) + 1 \rightarrow TBLPTR; (Prog Mem (TBLPTR)) \rightarrow TABLAT;				
Statu	s Affected:	None				
Enco	ding:	0000	000	00	0000	0 10nn nn=0 * =1 *+ =2 *- =3 +*
Desc		This instruction is used to read the contents of Program Memory (P.M.). To address the program memory, a pointer called Table Pointer (TBLPTR) is used. The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-Mbyte address range. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant Byte of Program Memory Word The TBLRD instruction can modify the value of TBLPTR as follows: • no change • post-increment • pre-increment				address the lled Table) points to nory. TBLPTR Significant Byte ram Memory ignificant Byte ram Memory
Word	ls:	1				
Cycle	es:	2				
QC	ycle Activity	:				
	Q1	Q2			Q3	Q4
	Decode	No	20	~~	No	No
	No operation	operation No operation (Read Prog Memory	tion gram		eration No eration	operation No operation (Write TABLAT)

TBLRD Table Read (Continued)

Example1:	TBLRD	*+	;	
Before Instruction	on			
TABLAT TBLPTR MEMORY	(00A356h)	= = =	55h 00A356h 34h
After Instruction	ì	,		
TABLAT			=	34h
TBLPTR			=	00A357h
Example2:	TBLRD	+*	;	
Example2: Before Instruction	10210	+*	;	
· · · · · ·	on (01A357h)	; = = = =	AAh 01A357h 12h 34h
Before Instruction TABLAT TBLPTR MEMORY	01A357h (01A358h)	= = =	01A357h 12h
Before Instruction TABLAT TBLPTR MEMORY MEMORY	01A357h (01A358h)	= = =	01A357h 12h

Memory)

TBLWT	Table Write					
Syntax:	TBLWT (*; *+; *-; +*)					
Operands:	None					
Operation:	if TBLWT*,					
	$(TABLAT) \rightarrow Holding Register;$					
	TBLPTR – No Change;					
	if TBLWT*+, (TABLAT) \rightarrow Holding Register	••				
	(TBLPTR) + 1 \rightarrow TBLPTR;	,				
	if TBLWT*-,					
	$(TABLAT) \rightarrow Holding Register$,				
	(TBLPTR) – 1 \rightarrow TBLPTR; if TBLWT+*.					
	(TBLPTR) + 1 \rightarrow TBLPTR;					
	$(TABLAT) \rightarrow Holding Register$					
Status Affected:	None					
Encoding:	0000 0000 0000	11nn				
		nn=0 *				
		=1 *+				
		=2 *-				
Descriptions	This is struction uses the OLO	=3 +*				
Description:	This instruction uses the 3 LS TBLPTR to determine which c					
	8 holding registers the TABLA					
	to. The holding registers are u					
	program the contents of Program					
	Memory (P.M.). (Refer to Sect	tion 6.0				
	Memory (P.M.). (Refer to Sect "Flash Program Memory" for	t ion 6.0 or additional				
	Memory (P.M.). (Refer to Sect "Flash Program Memory" for details on programming Flash	tion 6.0 or additional memory.)				
	Memory (P.M.). (Refer to Sect "Flash Program Memory" for	t ion 6.0 or additional memory.)) points to				
	Memory (P.M.). (Refer to Sect "Flash Program Memory" for details on programming Flash The TBLPTR (a 21-bit pointer each byte in the program mem TBLPTR has a 2-MByte addre	tion 6.0 or additional memory.)) points to nory. ess range.				
	Memory (P.M.). (Refer to Sect "Flash Program Memory" for details on programming Flash The TBLPTR (a 21-bit pointer each byte in the program men TBLPTR has a 2-MByte addre The LSb of the TBLPTR select	tion 6.0 or additional memory.)) points to nory. ess range. ets which				
	Memory (P.M.). (Refer to Sect "Flash Program Memory" for details on programming Flash The TBLPTR (a 21-bit pointer each byte in the program mem TBLPTR has a 2-MByte addre The LSb of the TBLPTR select byte of the program memory I	tion 6.0 or additional memory.)) points to nory. ess range. ets which				
	Memory (P.M.). (Refer to Sect "Flash Program Memory" for details on programming Flash The TBLPTR (a 21-bit pointer each byte in the program mem TBLPTR has a 2-MByte addre The LSb of the TBLPTR select byte of the program memory le access.	tion 6.0 r additional memory.)) points to nory. ess range. ets which ocation to				
	Memory (P.M.). (Refer to Sect "Flash Program Memory" for details on programming Flash The TBLPTR (a 21-bit pointer each byte in the program mem TBLPTR has a 2-MByte addre The LSb of the TBLPTR select byte of the program memory l access. TBLPTR[0] = 0: Least S Byte of	tion 6.0 or additional memory.)) points to nory. ess range. ts which ocation to Significant i Program				
	Memory (P.M.). (Refer to Sect "Flash Program Memory" for details on programming Flash The TBLPTR (a 21-bit pointer each byte in the program memor TBLPTR has a 2-MByte addre The LSb of the TBLPTR select byte of the program memory la access. TBLPTR[0] = 0: Least S Byte of Memor	tion 6.0 or additional memory.)) points to nory. ess range. ts which ocation to Significant f Program y Word				
	Memory (P.M.). (Refer to Sect "Flash Program Memory" for details on programming Flash The TBLPTR (a 21-bit pointer each byte in the program mem TBLPTR has a 2-MByte addre The LSb of the TBLPTR select byte of the program memory I access. TBLPTR[0] = 0: Least S Byte of Memor TBLPTR[0] = 1: Most S Byte of	tion 6.0 or additional memory.)) points to nory. ess range. ets which ocation to Significant f Program y Word ignificant i Program				
	Memory (P.M.). (Refer to Sect "Flash Program Memory" for details on programming Flash The TBLPTR (a 21-bit pointer each byte in the program mem TBLPTR has a 2-MByte addre The LSb of the TBLPTR select byte of the program memory l access. TBLPTR[0] = 0: Least S Byte of Memor TBLPTR[0] = 1: Most S Byte of Memor	tion 6.0 or additional memory.)) points to nory. ess range. ts which ocation to Significant f Program y Word ignificant f Program y Word				
	Memory (P.M.). (Refer to Sect "Flash Program Memory" for details on programming Flash The TBLPTR (a 21-bit pointer each byte in the program mem TBLPTR has a 2-MByte addre The LSb of the TBLPTR select byte of the program memory I access. TBLPTR[0] = 0: Least S Byte of Memor TBLPTR[0] = 1: Most S Byte of	tion 6.0 or additional memory.)) points to nory. ess range. ts which ocation to Significant f Program y Word ignificant f Program y Word				
	Memory (P.M.). (Refer to Sect "Flash Program Memory" for details on programming Flash The TBLPTR (a 21-bit pointer each byte in the program memory TBLPTR has a 2-MByte addred The LSb of the TBLPTR select byte of the program memory for access. TBLPTR[0] = 0: Least S Byte of Memory TBLPTR[0] = 1: Most S Byte of Memory The TBLWT instruction can metory	tion 6.0 or additional memory.)) points to nory. ess range. ts which ocation to Significant f Program y Word ignificant f Program y Word				
	Memory (P.M.). (Refer to Sect "Flash Program Memory" for details on programming Flash The TBLPTR (a 21-bit pointer each byte in the program memory TBLPTR has a 2-MByte addres The LSb of the TBLPTR select byte of the program memory l access. TBLPTR[0] = 0: Least S Byte of Memory TBLPTR[0] = 1: Most S Byte of Memory The TBLWT instruction can merical value of TBLPTR as follows:	tion 6.0 or additional memory.)) points to nory. ess range. ts which ocation to Significant f Program y Word ignificant f Program y Word				
	Memory (P.M.). (Refer to Sect "Flash Program Memory" for details on programming Flash The TBLPTR (a 21-bit pointer each byte in the program memory TBLPTR has a 2-MByte addres The LSb of the TBLPTR select byte of the program memory la access. TBLPTR[0] = 0: Least S Byte of Memority TBLPTR[0] = 1: Most S Byte of Memority The TBLWT instruction can merity value of TBLPTR as follows: • no change	tion 6.0 or additional memory.)) points to nory. ess range. ts which ocation to Significant f Program y Word ignificant f Program y Word				
	Memory (P.M.). (Refer to Sect "Flash Program Memory" for details on programming Flash The TBLPTR (a 21-bit pointer each byte in the program memory TBLPTR has a 2-MByte addree the LSb of the TBLPTR select byte of the program memory la access. TBLPTR[0] = 0: Least S Byte of Memore TBLPTR[0] = 1: Most S Byte of Memore TBLPTR[0] = 1: Most S Byte of Memore The TBLWT instruction can me value of TBLPTR as follows: • no change • post-increment	tion 6.0 or additional memory.)) points to nory. ess range. ts which ocation to Significant f Program y Word ignificant f Program y Word				
Words:	Memory (P.M.). (Refer to Sect "Flash Program Memory" for details on programming Flash The TBLPTR (a 21-bit pointer each byte in the program memory TBLPTR has a 2-MByte addres The LSb of the TBLPTR select byte of the program memory la access. TBLPTR[0] = 0: Least S Byte of Memory TBLPTR[0] = 1: Most S Byte of Memory The TBLWT instruction can main value of TBLPTR as follows: • no change • post-increment • post-decrement	tion 6.0 or additional memory.)) points to nory. ess range. ts which ocation to Significant f Program y Word ignificant f Program y Word				
	Memory (P.M.). (Refer to Sect "Flash Program Memory" for details on programming Flash The TBLPTR (a 21-bit pointer each byte in the program memory TBLPTR has a 2-MByte addres The LSb of the TBLPTR select byte of the program memory la access. TBLPTR[0] = 0: Least S Byte of Memory TBLPTR[0] = 1: Most S Byte of Memory TBLPTR[0] = 1: Most S Byte of Memory The TBLWT instruction can merit value of TBLPTR as follows: • no change • post-increment • pre-increment	tion 6.0 or additional memory.)) points to nory. ess range. ts which ocation to Significant f Program y Word ignificant f Program y Word				
Cycles:	Memory (P.M.). (Refer to Sect "Flash Program Memory" for details on programming Flash The TBLPTR (a 21-bit pointer each byte in the program memory le access. TBLPTR[0] = 0: Least S Byte of Memory TBLPTR[0] = 1: Most S Byte of Memory The TBLWT instruction can me value of TBLPTR as follows: • no change • post-increment • pre-increment 1	tion 6.0 or additional memory.)) points to nory. ess range. ts which ocation to Significant f Program y Word ignificant f Program y Word				
Cycles:	Memory (P.M.). (Refer to Sect "Flash Program Memory" for details on programming Flash The TBLPTR (a 21-bit pointer each byte in the program memory lease The LSb of the TBLPTR select byte of the program memory leases. TBLPTR[0] = 0: Least Section Memore TBLPTR[0] = 1: Most Section Memore TBLPTR[0] = 1: Most Section Memore The TBLWT instruction can mean value of TBLPTR as follows: • no change • post-increment • pre-increment 1 2	tion 6.0 or additional memory.)) points to nory. ess range. ess range. ess vhich ocation to Significant f Program y Word ignificant f Program y Word odify the				
Words: Cycles: Q Cycle Activity:	Memory (P.M.). (Refer to Sect "Flash Program Memory" for details on programming Flash The TBLPTR (a 21-bit pointer each byte in the program memory lease The LSb of the TBLPTR select byte of the program memory leases. TBLPTR[0] = 0: Least S Byte of Memore TBLPTR[0] = 1: Most S Byte of Memore TBLPTR[0] = 1: Most S Byte of Memore The TBLWT instruction can me value of TBLPTR as follows: • no change • post-increment • pre-increment 1 2 Q1 Q2 Q3	tion 6.0 or additional memory.)) points to nory. ess range. ess range. ess value ocation to Significant f Program y Word odify the Q4				
Cycles:	Memory (P.M.). (Refer to Sect "Flash Program Memory" for details on programming Flash The TBLPTR (a 21-bit pointer each byte in the program memory lease The LSb of the TBLPTR select byte of the program memory leases. TBLPTR[0] = 0: Least S Byte of Memore TBLPTR[0] = 1: Most S Byte of Memore The TBLWT instruction can me value of TBLPTR as follows: • no change • post-increment • pre-increment 1 2 Q1 Q2 Q3 Decode No No	tion 6.0 or additional memory.)) points to nory. ess range. tts which ocation to Significant f Program y Word odify the Odify the Q4				
Cycles:	Memory (P.M.). (Refer to Sect "Flash Program Memory" for details on programming Flash The TBLPTR (a 21-bit pointer each byte in the program memory TBLPTR has a 2-MByte addres The LSb of the TBLPTR select byte of the program memory laccess. TBLPTR[0] = 0: Least S Byte of Memory TBLPTR[0] = 1: Most S Byte of Memory respective of the TBLWT instruction can menory value of TBLPTR as follows: • no change • post-increment • post-decrement • pre-increment 1 2 Q1 Q2 Q2 Q3 Decode No	tion 6.0 ar additional memory.)) points to nory. ess range. tts which ocation to Significant ignificant ignificant i Program y Word odify the Q4 No operation				
Cycles:	Memory (P.M.). (Refer to Sect "Flash Program Memory" for details on programming Flash The TBLPTR (a 21-bit pointer each byte in the program memory TBLPTR has a 2-MByte addres The LSb of the TBLPTR select byte of the program memory laccess. TBLPTR[0] = 0: Least S Byte of Memory TBLPTR[0] = 1: Most S Byte of Memory respective of the TBLWT instruction can m value of TBLPTR as follows: • no change • post-increment • post-decrement • pre-increment 1 2 Q1 Q2 Q3 No Decode No N	tion 6.0 or additional memory.)) points to nory. ess range. tts which ocation to Significant f Program y Word odify the Q4 No operation No				
Cycles:	Memory (P.M.). (Refer to Sect "Flash Program Memory" for details on programming Flash The TBLPTR (a 21-bit pointer each byte in the program memory TBLPTR has a 2-MByte addres The LSb of the TBLPTR select byte of the program memory laccess. TBLPTR[0] = 0: Least S Byte of Memory TBLPTR[0] = 1: Most S Byte of Memory respective of the TBLWT instruction can menory value of TBLPTR as follows: • no change • post-increment • post-decrement • pre-increment 1 2 Q1 Q2 Q2 Q3 Decode No	tion 6.0 ar additional memory.)) points to nory. ess range. tts which ocation to Significant ignificant ignificant i Program y Word odify the Q4 No operation				
Cycles:	Memory (P.M.). (Refer to Sect "Flash Program Memory" for details on programming Flash The TBLPTR (a 21-bit pointer each byte in the program memory TBLPTR has a 2-MByte addres The LSb of the TBLPTR select byte of the program memory laccess. TBLPTR[0] = 0: Least S Byte of Memory TBLPTR[0] = 1: Most S Byte of Memory respective of the TBLWT instruction can m value of TBLPTR as follows: • no change • post-increment • post-decrement • pre-increment 1 2 Q1 Q2 Q3 Decode No operation operation	tion 6.0 or additional memory.)) points to nory. ess range. tts which ocation to Significant f Program y Word odify the Q4 No operation No operation				

TBLWT Table Write (Continued)

		(
Example1:	TBLWT *+;		
Before Instru	iction		
TABLAT TBLPT		= =	55h 00A356h
(00A3		=	FFh
After Instruct	ions (table write	comp	letion)
TABLAT TBLPT		=	55h 00A357h
HOLDI	NG REGISTER	_	
(00A3	56h)	=	55h
Example 2:	TBLWT +*;		
Before Instru	iction		
TABLAT		=	34h
	R NG REGISTER	=	01389Ah
(01389		=	FFh
(01389		=	FFh
After Instruct	ion (table write o	comple	etion)
TABLAT	Г	=	34h
	R NG REGISTER	=	01389Bh
(01389		=	FFh
(01389		=	34h

тѕт	FSZ	Test f, ski	p if 0		
Synta	ax:	TSTFSZ f {	,a}		
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]			
Oper	ation:	skip if f = 0			
Statu	s Affected:	None			
Enco	ding:	0110	011a ffi	ff ffff	
Description: If 'f' = 0, the next instruction fetched during the current instruction execution is discarded and a NOP is executed, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected If 'a' is '1', the BSR is used to select th GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				tion execution executed, astruction. hk is selected. d to select the ed instruction ction operates addressing Fh). See iented and s in Indexed	
Words: 1					
Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction.					
QC	ycle Activity:				
	Q1	Q2	Q3	Q4	
	Decode	Read	Process	No	
lf ok	in:	register 'f'	Data	operation	
lf sk	ip. Q1	Q2	Q3	Q4	
	No	No	No	No	
	operation	operation	operation	operation	
lf sk	ip and followed	5			
	Q1	Q2	Q3	Q4	
	No	No	No	No	
	operation No	operation No	operation No	operation No	
	operation	operation	operation	operation	
Example: HERE TSTFSZ CNT, 1 NZERO : ZERO :					
	Before Instruc PC	= Ad	dress (HERE)	
	After Instructic If CNT PC If CNT PC	= 00 = Ad ≠ 00	dress (ZERO		

XORI	W	Exclusive OR literal with W				
Syntax	x:	XORLW	k			
Opera	nds:	$0 \le k \le 25$	$0 \leq k \leq 255$			
Opera	tion:	(W) .XOR	(W) .XOR. $k \rightarrow W$			
Status	Affected:	N, Z				
Encod	ling:	0000	1010	kkkk	kkkk	
Descri	iption:	The conte the 8-bit li in W.			Red with It is placed	
Words	s:	1				
Cycles	S:	1				
Q Cy	cle Activity:					
_	Q1	Q2	Q3		Q4	
	Decode	Read literal 'k'	Proce Data		Write to W	
Exam	<u>ple</u> :	XORLW	0AFh			

Before Instruction W = B5h After Instruction

W = 1Ah

XORWF	Exclusive	OR W with	n f	
Syntax:	XORWF	f {,d {,a}}		
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$			
Operation:	(W) .XOR. (f) \rightarrow dest		
Status Affected:	N, Z			
Encoding:	0001	10da ff	ff	ffff
	in W. If 'd' is in the regist If 'a' is '0', tt If 'a' is '1', tt GPR bank. If 'a' is '0' an set is enabli in Indexed I mode when Section 25. Bit-Oriente	f 'd' is '0', the f' 'i', the resul- er 'f' (default the Access Ba- the BSR is use and the extended, this instru- Literal Offset ever f \leq 95 (5 .2.3 "Byte-O d Instruction ist Mode" for	t is sto). ank is ed to s led in liction Addre 5Fh). s riente ns in	selected. select the struction operates essing See ed and Indexed
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Process Data	-	Vrite to stination
Example:	XORWF F	REG, 1, 0		
Before Instruct REG W After Instructio REG W	= AFh = B5h			

25.2 Extended Instruction Set

In addition to the standard 75 instructions of the PIC18 instruction set, PIC18(L)F2X/4XK22 devices also provide an optional extension to the core CPU functionality. The added features include eight additional instructions that augment indirect and indexed addressing operations and the implementation of Indexed Literal Offset Addressing mode for many of the standard PIC18 instructions.

The additional features of the extended instruction set are disabled by default. To enable them, users must set the XINST Configuration bit.

The instructions in the extended set can all be classified as literal operations, which either manipulate the File Select Registers, or use them for indexed addressing. Two of the instructions, ADDFSR and SUBFSR, each have an additional special instantiation for using FSR2. These versions (ADDULNK and SUBULNK) allow for automatic return after execution.

The extended instructions are specifically implemented to optimize re-entrant program code (that is, code that is recursive or that uses a software stack) written in high-level languages, particularly C. Among other things, they allow users working in high-level languages to perform certain operations on data structures more efficiently. These include:

- dynamic allocation and deallocation of software stack space when entering and leaving subroutines
- function pointer invocation
- software Stack Pointer manipulation
- manipulation of variables located in a software stack

A summary of the instructions in the extended instruction set is provided in Table 25-3. Detailed descriptions are provided in **Section 25.2.2 "Extended Instruction Set**". The opcode field descriptions in Table 25-1 apply to both the standard and extended PIC18 instruction sets.

Note: The instruction set extension and the Indexed Literal Offset Addressing mode were designed for optimizing applications written in C; the user may likely never use these instructions directly in assembler. The syntax for these commands is provided as a reference for users who may be reviewing code that has been generated by a compiler.

25.2.1 EXTENDED INSTRUCTION SYNTAX

Most of the extended instructions use indexed arguments, using one of the File Select Registers and some offset to specify a source or destination register. When an argument for an instruction serves as part of indexed addressing, it is enclosed in square brackets ("[]"). This is done to indicate that the argument is used as an index or offset. MPASM[™] Assembler will flag an error if it determines that an index or offset value is not bracketed.

When the extended instruction set is enabled, brackets are also used to indicate index arguments in byteoriented and bit-oriented instructions. This is in addition to other changes in their syntax. For more details, see Section 25.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands".

Note: In the past, square brackets have been used to denote optional arguments in the PIC18 and earlier instruction sets. In this text and going forward, optional arguments are denoted by braces ("{ }").

Mnemonic,		Description	16-Bit Instruction Word			/ord	Status	
Opera	nds	Description	Cycles	MSb			LSb	Affected
ADDFSR	f, k	Add literal to FSR	1	1110	1000	ffkk	kkkk	None
ADDULNK	k	Add literal to FSR2 and return	2	1110	1000	11kk	kkkk	None
CALLW		Call subroutine using WREG	2	0000	0000	0001	0100	None
MOVSF	z _s , f _d	Move z _s (source) to 1st word	2	1110	1011	0 z z z	ZZZZ	None
		f _d (destination) 2nd word		1111	ffff	ffff	ffff	
MOVSS	z _s , z _d	Move z _s (source) to 1st word	2	1110	1011	1zzz	ZZZZ	None
	ũ ũ	z _d (destination) 2nd word		1111	XXXX	XZZZ	ZZZZ	
PUSHL	k	Store literal at FSR2,	1	1110	1010	kkkk	kkkk	None
	£ 1.	decrement FSR2		1110	1001	6.61.1		News
SUBFSR	f, k	Subtract literal from FSR	1	1110	1001	ffkk	kkkk	None
SUBULNK	k	Subtract literal from FSR2 and return	2	1110	1001	11kk	kkkk	None

TABLE 25-3: EXTENSIONS TO THE PIC18 INSTRUCTION SET

25.2.2 EXTENDED INSTRUCTION SET

ADD	FSR	R Add Literal to FSR					
Synta	ax:	ADDFSR	ADDFSR f, k				
Oper	ands:	0 = 11 = 00	$0 \le k \le 63$ f \in [0, 1, 2]				
Oper	ation:	FSR(f) + I	$FSR(f) + k \rightarrow FSR(f)$				
Status Affected: None							
Enco	ding:	1110	1000	ffk	k	kkkk	
Desc	ription:		The 6-bit literal 'k' is added to the contents of the FSR specified by 'f'.				
Word	ls:	1	1				
Cycle	es:	1	1				
QC	ycle Activity:						
	Q1	Q2	Q3			Q4	
	Decode	Read	Proce	SS	۷	Vrite to	
		literal 'k'	Data	à		FSR	

ctivity: Q1	Q2	Q3	Q4
code	Read	Process	Write to
	literal 'k'	Data	FSR

2, 23h

E	
Example:	ADDFSR

Before Instru	ction	
FSR2	=	03FFh
After Instruct	ion	
FSR2	=	0422h

ADDULNK	Add Lite	eral to F	SR2 and	Return	
Syntax:	ADDULN	Kk			
Operands:	$0 \le k \le 63$				
Operation:	FSR2 + k	$s \rightarrow FSR2$,		
	$(TOS) \rightarrow PC$				
Status Affected:	None				
Encoding:	1110	1000	11kk	kkkk	
Description:	contents executed TOS. The instri execute; the secon This may case of th where f = only on F	of FSR2. by loadin uction tak a NOP is p nd cycle. be thoug ne ADDFS 3 (binary	is added t A RETURN g the PC es two cyu performed ht of as a R instructi ('11'); it o	t is then with the cles to during special on,	
Words:	1 2				
Cycles:	2				

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	literal 'k'	Data	FSR
No	No	No	No
Operation	Operation	Operation	Operation

Example: ADDULNK 23h

ction				
=	03FFh			
=	0100h			
After Instruction				
=	0422h			
=	(TOS)			
	= = ion =			

All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in Note: symbolic addressing. If a label is used, the instruction syntax then becomes: {label} instruction argument(s).

Move Indexed to f

MOVSF [z_s], f_d

 $((\mathsf{FSR2}) + \mathsf{z}_\mathsf{S}) \to \mathsf{f}_\mathsf{d}$

 $\begin{array}{l} 0 \leq z_s \leq 127 \\ 0 \leq f_d \leq 4095 \end{array}$

None

CALLW	Subroutir	ne Call Using	g WREG	MOVSF	М
Syntax:	CALLW			Syntax:	M
Operands:	None			Operands:	0 :
Operation:	$(PC + 2) \rightarrow$	TOS,			0 :
	$(W) \rightarrow PCL$,		Operation:	((F
	(PCLATH) - (PCLATU) -			Status Affected:	No
Status Affected:	None	,		Encoding:	
Encoding:	0000	0000 000	01 0100	1st word (source) 2nd word (destin.)	
Description		turn address (Description:	 Th
Decemption		o the return sta		Boconption	m
		W are written	-		ac
	0	ue is discardeo PCLATH and	-		de off
		PCH and PCI			FS
		. The second	-		re
		s a NOP instrue struction is fet			ʻf _d ca
		L, there is no			sp
	update W, S	Status or BSR.			Th
Words:	1				P0 de
Cycles:	2				lft
Q Cycle Activity:					an
Q1	Q2	Q3	Q4		va
Decode	Read	PUSH PC to	No	Words:	2
No	WREG No	stack No	operation No	Cycles:	2
operation	operation	operation	operation	Q Cycle Activity:	
<u> </u>				Q1	De
Example:	HERE	CALLW		Decode	De ⁻ sou
Before Instruc		CALLW		Decode	
PC	= address	(HERE)			ор
PCLATH PCLATU					No
W	= 06h				<u> </u>
After Instructi PC	on = 001006	h			
TOS	= address	(HERE + 2)	Example:	MC
PCLATH PCLATU	l = 10h J = 00h			Before Instruc	tion
W	= 06h			FSR2 Contents	5
				of 85h REG2	
				After Instructio	on
				FSR2	
				Contents of 85h	•
				REG2	

ource)	1110	1011	0zzz	5
destin.)	1111	ffff	ffff	ffff _d
:	moved to d actual addr determined offset ' z_s ' ir FSR2. The register is s 'f _d ' in the so can be any space (000 The MOVSE PCL, TOSU destination	lestinatio ress of th I by addin in the first address specified econd wo where in th to FFF instructi J, TOSH register. cant source addressi	n registe e source ng the 7 word to of the c by the 1 ord. Both the 409 h). on cann or TOS ce addre ng regis	e register is -bit literal the value of destination 12-bit literal h addresses 06-byte data not use the L as the ess points to
ctivity:				
Q1	Q2	Q3	3	Q4
code	Determine	Deterr		Read
	source addr	source	addr	source reg
code	No	No)	Write

operation

[05h], REG2

operation

No dummy read

MOVSF

=

=

=

=

=

80h

33h

11h

80h

33h 33h register 'f'

(dest)

MOVSS	Move Inc	lexed to	Inde	xed		
Syntax:	MOVSS	[z _s], [z _d]				
Operands:	$0 \le z_s \le 12$	27				
	$0 \le z_d \le 12$	27				
Operation:	((FSR2) +	$((FSR2) + z_s) \rightarrow ((FSR2) + z_d)$ None				
Status Affected:	None					
Encoding:						
1st word (source)	1110	1011	1zz	z	ZZZZ _S	
2nd word (dest.)	1111	XXXX	XZZ	Z	zzzzd	
Words:	addresses registers a 7-bit literal respective registers c the 4096-b (000h to F The MOVS: PCL, TOS destination If the resul an indirect value retur resultant d an indirect instruction	re determ offsets 'z ly, to the an be loc oyte data FFh). s instructi U, TOSH register. tant source addressi ned will b estinatior addressi	ined b s' or 'z value o ated an memor on can or TO: ce adding regione 00h. n addre ng regione 00h.	y ac d', ff FS nywl ry sp inot SL a ress ister l ft ess p ister	Iding the R2. Both here in vace use the s the points to , the points to , the	
Words:	2					
Cycles:	2					
Q Cycle Activity:					_	
Q1	Q2	Q3			Q4	
Decode	Determine	Deterr	nine		Read	

 QI	QZ	QS	Q4
Decode	Determine	Determine	Read
	source addr	source addr	source reg
Decode	Determine dest addr	Determine dest addr	Write to dest reg

Example:	MOVSS	[05h],	[06h]
Before Instruction	on		
FSR2	=	80h	
Contents of 85h Contents	=	33h	
of 86h	=	11h	
After Instruction			
FSR2	=	80h	
Contents of 85h Contents	=	33h	
of 86h	=	33h	

PUSHL	Store Litera	al at FSR	2, Decr	ement FSR
Syntax:	PUSHL k			
Operands:	$0 \leq k \leq 255$			
Operation:	$k \rightarrow (FSR2)$ FSR2 – 1 \rightarrow			
Status Affected:	None			
Encoding:	1111	1010	kkkk	kkkk
	memory add is decremen This instruct onto a softw	ited by 1 a ion allows	after the of users to	operation.
Words:	1			
	•			
Cycles:	1			
	•			
Cycles:	•		Q3	Q4
Cycles: Q Cycle Activity	/: Q2	c' Pro	Q3 pcess lata	Q4 Write to destination
Cycles: Q Cycle Activity Q1	/: Q2	c'Pro d	ocess	Write to
Cycles: Q Cycle Activity Q1 Decode Example: Before Inst FSR2	/: Q2 Read 'k	c'Pro d	ocess	Write to

fter Instruction		
FSR2H:FSR2L	=	01EBh
Memory (01ECh)	=	08h

SUE	FSR	Subtract Literal from FSR					
Synta	ax:	SUBFSR	f, k				
Oper	ands:	$0 \le k \le 63$	5				
		f ∈ [0, 1,	f ∈ [0, 1, 2]				
Oper	ation:	FSR(f) – I	$FSR(f) - k \rightarrow FSRf$				
Statu	s Affected:	None					
Enco	ding:	1110	1001	ffkk	c	kkkk	
Desc	ription:		The 6-bit literal 'k' is subtracted from the contents of the FSR specified by				
Word	le.	1. 1					
Cycle		1					
	ycle Activity:	I					
	Q1	Q2	Q3			Q4	
	Decode	Read	Proce	ess	V	Vrite to	
		register 'f'	Data	a	de	stination	
Exan	nple:	SUBFSR	2, 23h				

Example.	SUBFSR	Ζ,	23
Deferre	la star esti sa		

Before Instru	ction	
FSR2	=	03FFh
After Instruct	ion	
FSR2	=	03DCh

_	ULNK			I IIOII	1F5R2 (and Return
Synta	ax:	SUBUL	NK k			
Oper	ands:	$0 \le k \le 6$	3			
Oper	ation:	FSR2 –	$k \rightarrow FSF$	R2		
		(TOS) –	→ PC			
Statu	s Affected:	None				
Enco	ding:	1110	100)1	11kk	kkkk
		executed	d by load	ling th	e PC wit	th the TOS.
Word Cycle Q C		execute; second of This may the SUBD '11'); it of 1 2	a NOP is cycle. y be thou FSR instr	s perfo ight of ruction	•	uring the ecial case of f = 3 (binary
Cycle	es:	execute; second of This may the SUBD '11'); it of 1 2 /:	a NOP is cycle. y be thou FSR instr	s perfo ught of uction only c	ormed du as a spe , where t	uring the ecial case of f = 3 (binary
Cycle	es: ycle Activity	execute; second of This may the SUBI '11'); it of 1 2 y: () R	a NOP is cycle. y be thou FSR instr operates Q2 ead	s perfo ught of uction only c	as a spe , where the on FSR2.	uring the ecial case of f = 3 (binary Q4 Write to
Cycle	es: ycle Activity Q1	execute; second of This may the SUBI '11'); it of 1 2 y: () R regi	a NOP is cycle. y be thou FSR instr operates	s perfo ught of uction only c Pro	as a spe as a spe where the on FSR2.	uring the ecial case of f = 3 (binary Q4

Before Instru	ction	
FSR2	=	03FFh
PC	=	0100h
After Instructi	on	
FSR2	=	03DCh
PC	=	(TOS)

25.2.3 BYTE-ORIENTED AND BIT-ORIENTED INSTRUCTIONS IN INDEXED LITERAL OFFSET MODE

Note:	Enabling	the	PIC18	instruction	set
	extension	may	cause leg	gacy applicat	tions
	to behave	errati	ically or fa	ail entirely.	

In addition to eight new commands in the extended set, enabling the extended instruction set also enables Indexed Literal Offset Addressing mode (**Section 5.5.1 "Indexed Addressing with Literal Offset**"). This has a significant impact on the way that many commands of the standard PIC18 instruction set are interpreted.

When the extended set is disabled, addresses embedded in opcodes are treated as literal memory locations: either as a location in the Access Bank ('a' = 0), or in a GPR bank designated by the BSR ('a' = 1). When the extended instruction set is enabled and 'a' = 0, however, a file register argument of 5Fh or less is interpreted as an offset from the pointer value in FSR2 and not as a literal address. For practical purposes, this means that all instructions that use the Access RAM bit as an argument – that is, all byte-oriented and bitoriented instructions, or almost half of the core PIC18 instructions – may behave differently when the extended instruction set is enabled.

When the content of FSR2 is 00h, the boundaries of the Access RAM are essentially remapped to their original values. This may be useful in creating backward compatible code. If this technique is used, it may be necessary to save the value of FSR2 and restore it when moving back and forth between C and assembly routines in order to preserve the Stack Pointer. Users must also keep in mind the syntax requirements of the extended instruction set (see Section 25.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands").

Although the Indexed Literal Offset Addressing mode can be very useful for dynamic stack and pointer manipulation, it can also be very annoying if a simple arithmetic operation is carried out on the wrong register. Users who are accustomed to the PIC18 programming must keep in mind that, when the extended instruction set is enabled, register addresses of 5Fh or less are used for Indexed Literal Offset Addressing.

Representative examples of typical byte-oriented and bit-oriented instructions in the Indexed Literal Offset Addressing mode are provided on the following page to show how execution is affected. The operand conditions shown in the examples are applicable to all instructions of these types.

25.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands

When the extended instruction set is enabled, the file register argument, 'f', in the standard byte-oriented and bit-oriented commands is replaced with the literal offset value, 'k'. As already noted, this occurs only when 'f' is less than or equal to 5Fh. When an offset value is used, it must be indicated by square brackets ("[]"). As with the extended instructions, the use of brackets indicates to the compiler that the value is to be interpreted as an index or an offset. Omitting the brackets, or using a value greater than 5Fh within brackets, will generate an error in the MPASM assembler.

If the index argument is properly bracketed for Indexed Literal Offset Addressing, the Access RAM argument is never specified; it will automatically be assumed to be '0'. This is in contrast to standard operation (extended instruction set disabled) when 'a' is set on the basis of the target address. Declaring the Access RAM bit in this mode will also generate an error in the MPASM assembler.

The destination argument, 'd', functions as before.

In the latest versions of the MPASMTM assembler, language support for the extended instruction set must be explicitly invoked. This is done with either the command line option, $/_{y}$, or the PE directive in the source listing.

25.2.4 CONSIDERATIONS WHEN ENABLING THE EXTENDED INSTRUCTION SET

It is important to note that the extensions to the instruction set may not be beneficial to all users. In particular, users who are not writing code that uses a software stack may not benefit from using the extensions to the instruction set.

Additionally, the Indexed Literal Offset Addressing mode may create issues with legacy applications written to the PIC18 assembler. This is because instructions in the legacy code may attempt to address registers in the Access Bank below 5Fh. Since these addresses are interpreted as literal offsets to FSR2 when the instruction set extension is enabled, the application may read or write to the wrong data addresses.

When porting an application to the PIC18(L)F2X/ 4XK22, it is very important to consider the type of code. A large, re-entrant application that is written in 'C' and would benefit from efficient compilation will do well when using the instruction set extensions. Legacy applications that heavily use the Access Bank will most likely not benefit from using the extended instruction set.

ADDWF	ADD W to Indexed (Indexed Literal Offset mode)									
Syntax:	ADDWF	[k] {,d}								
Operands:	$\begin{array}{l} 0 \leq k \leq 95 \\ d \in [0,1] \end{array}$									
Operation:	(W) + ((FSF	R2) + k) \rightarrow	dest							
Status Affected:	N, OV, C, D	С, Z								
Encoding:	0010	01d0	kkkk	kkkk						
Description: The contents of W are added to th contents of the register indicated b FSR2, offset by the value 'k'. If 'd' is '0', the result is stored in W is '1', the result is stored back in register 'f' (default).										
Words:	1									
Cycles:	1									
Q Cycle Activity:										
Q1	Q2	Q3		Q4						
Decode	Read 'k'	Proces Data		Vrite to stination						
Example:	ADDWF	[OFST],	0							
Before Instructi	on									
W OFST FSR2 Contents of 0A2Ch After Instructior		17h 2Ch 0A00h 20h								
W Contents of 0A2Ch	=	37h 20h								

BSF	:		Bit Set Indexed (Indexed Literal Offset mode)							
Synta	ax:	BSF [k], l	C							
Oper	rands:	$\begin{array}{l} 0 \leq f \leq 95 \\ 0 \leq b \leq 7 \end{array}$								
Oper	ration:	$1 \rightarrow ((FSF))$	2) + k) <b< td=""><td>></td><td></td></b<>	>						
Statu	is Affected:	None								
Enco	oding:	1000	bbb0	kkkk	kkkk					
Desc	cription:	Bit 'b' of th offset by th	0		l by FSR2,					
Word	ds:	1								
Cycle	es:	1	1							
QC	ycle Activity:									
	Q1	Q2	Q3		Q4					
	Decode	Read register 'f'	Proce Dat		Write to estination					
Exan	<u>nple</u> :	BSF	[FLAG_O	FST], 7	7					
	Before Instruc FLAG_O FSR2 Contents of 0A0Ah	FST = =	0Ah 0A00h 55h	1						
	After Instruction Contents of 0A0Ah		D5h							

SET	F	Set Indexed (Indexed Literal Offset mode)								
Synt	ax:	SETF [k]								
Oper	ands:	$0 \leq k \leq 95$								
Oper	ration:	$FFh \to ((FS))$	SR2) + k)							
Statu	is Affected:	None								
Enco	oding:	0110	1000	kkkk	kkkk					
Desc	cription:		The contents of the register indicated by FSR2, offset by 'k', are set to FFh.							
Word	ds:	1	1							
Cycle	es:	1								
QC	ycle Activity:									
	Q1	Q2	Q3		Q4					
	Decode	Read 'k'	Proce Data		Write register					
Exar	nple:	SETF	[OFST]							
	Before Instruct OFST FSR2 Contents	= 20	Ch \00h							

of 0A2Ch	=	00h
After Instruction		
Contents		
of 0A2Ch	=	FFh

25.2.5 SPECIAL CONSIDERATIONS WITH MICROCHIP MPLAB[®] IDE TOOLS

The latest versions of Microchip's software tools have been designed to fully support the extended instruction set of the PIC18(L)F2X/4XK22 family of devices. This includes the MPLAB C18 C compiler, MPASM assembly language and MPLAB Integrated Development Environment (IDE).

When selecting a target device for software development, MPLAB IDE will automatically set default Configuration bits for that device. The default setting for the XINST Configuration bit is '0', disabling the extended instruction set and Indexed Literal Offset Addressing mode. For proper execution of applications developed to take advantage of the extended instruction set, XINST must be set during programming.

To develop software for the extended instruction set, the user must enable support for the instructions and the Indexed Addressing mode in their language tool(s). Depending on the environment being used, this may be done in several ways:

- A menu option, or dialog box within the environment, that allows the user to configure the language tool and its settings for the project
- · A command line option
- A directive in the source code

These options vary between different compilers, assemblers and development environments. Users are encouraged to review the documentation accompanying their development systems for the appropriate information.

26.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit™ 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

26.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

26.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

26.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

26.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

26.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

26.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

26.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

26.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

26.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

26.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

26.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC[®] microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

26.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

26.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.


Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

27 0 FLECTRICAL CHARACTERISTICS

27.0 ELECTRICAL CHARACTERISTICS	\land
Absolute Maximum Ratings ^(†)	
Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, and MCLR)	-0,3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	
PIC18LF46K22	0.3V to +4.5V
PIC18F46K22	
Voltage on MCLR with respect to Vss (Note 2)	
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin (-40°C to +85°C)	300 mA
Maximum current out of Vss pin (+85°C to +125°C)	125 mA
Maximum current into VDD pin (-40°C to +85°C)	200 mA
Maximum current into VDD pin (+85°C to +125°C)	
Input clamp current, lik (Vi < 0 or Vi > VDD)	±20 mA
Output clamp current, IOK (VO < 0 or VO > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	
Maximum current sunk by all ports (-40°C to +85°C)	200 mA
Maximum current sunk by all ports (+85°C to +125°C)	110 mA
Maximum current sourced by all ports (-40°C to +85°C)	185 mA
Maximum current sourced by all ports (+85°C to +125°C)	
\sim	

- **Note 1:** Power dissipation is calculated as follows: Pdis = VDD x { $IDD - \Sigma IOH$ } + Σ {VDD - VOH) x IOH} + Σ (VOL x IOL)
 - 2: Voltage spikes below Vss at the MCLR/VPP/RE3 pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP/ RE3 pin, rather than pulling this pin directly to Vss.

+ NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



PIC18(L)F2X/4XK22					Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le IA \le +125^{\circ}C$					
Param No.	Symbol	Chara	Min	Тур	Мах	Units	Conditions			
D001	Vdd	Supply Voltage	1.8	—	3.6	V				
			PIC18F2X/4XK22	1.8	_	5.5	V_			
D002	Vdr	RAM Data Retenti	on Voltage ⁽¹⁾	1.5		—	V,			
D003	VPOR	VDD Start Voltage Power-on Reset sig		—	—	0.7	X	See section on Power-on Reset for details		
D004	SVDD	VDD Rise Rate to e Power-on Reset sig		0.05	_ <		V/ms	See section on Power-on Reset for details		
D005	VBOR	Brown-out Reset	Voltage				7 /	· · · · ·		
		BORV<1:0> = 11 ⁽²			٦,9		-¥_⁄	ſ		
		BORV<1:0> = 10	$\langle \rangle$	2.2	$\langle - \rangle$	V				
		BORV<1:0> = 01		2.5	\geq	V				
		BORV<1:0> = 00 ⁽³		$\left[\right]$	2.85	\succ	V			

27.1 DC Characteristics: Supply Voltage, PIC18(L)F2X/4XK22

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

2: With BOR enabled, operation is supported until a BOR occurs. This is valid although VDD may be below the minimum rated supply voltage.

3: With BOR enabled, full-speed operation (Fose = 64 MHz) is supported until a BOR occurs. This is valid although VDD may be below the minimum voltage for this frequency.

27.2	DC Characteristics: Power-Down Current, PIC18(L)F2X/4XK22	
------	---	--

PIC18LF2X/4XK22		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$								
PIC18F	2X/4XK22	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$								
Param No.	Device Characteristics	Тур +25°С	Тур +60°С	Max +85°C	Max +125°C	Units	< Vdd	Conditions Notes		
Power-c	lown Base Current (IPD) ⁽¹⁾					•	\sim			
D006	Sleep mode	0.02		2	10	μΑ 〈	1,8V	WDT, BOR, FVR and		
		0.02		2	10	μA	¥0.5	SOSC disabled, all Periph-		
		10		25	35	∕ųA	1.8V <	erals inactive		
		11		25	35	ųА	3.0			
		12		25	35	-µA	5.0V			
Power-c	lown Module Differential Cu	rrent (de	lta IPD)		\sim					
D007	Watchdog Timer	0.3		2.5 <	25	μΑ	1.8V			
		0.5		2,5	2.5	µA⁄	3.0V			
		0.3		(2.5	2.5	μΑ	1.8V			
		0.5	\frown	2.5	2:5	μA	3.0V			
		0.5	$\langle \cdot \rangle$	2:5	2.5	μΑ	5.0V			
D008	Brown-out Reset ⁽²⁾	10		20	<u></u> 20	μA	2.0V			
		12	$\langle \ \rangle$	20	20	μA	3.0V			
		25	\square	40	40	μA	2.0V			
	\wedge	30		√50	50	μA	3.0V			
	<u>```</u>	65	\land	90	90	μA	5.0V			
D009	Brown-out Reset ⁽²⁾	0.0		0.0	0.0	μΑ	1.8V- 3.6V	Sleep mode, BOREN<1:0> = 10		
		0.0		0.0	0.0	μΑ	1.8V- 5.5V			
D010	High/Løw Voltage Detect (2)	TBD		TBD	TBD	μA	2.0V			
		TBD		TBD	TBD	μA	3.0V			
		TBD		TBD	TBD	μA	2.0V			
		TBD		TBD	TBD	μA	3.0V			
	// ~	TBD		TBD	TBD	μA	5.0V			

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: BOR, HLVD and FVR enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

3: A/D converter differential currents apply only in Run mode. In Sleep or Idle mode both the ADC and the FRC turn off as soon as conversion (if any) is complete.

 \wedge

PIC18L	_F2X/4XK22	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$									
PIC18F	F2X/4XK22	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$									
Param No.	Device Characteristics	Typ +25°C	Тур +60°С	Max +85°C	Max +125°C	Units	VDQ	Conditions Notes			
D011	Secondary Oscillator	0.8		3	3	μA	1.8V				
		0.9		4	4	μA	3.0V	32 kHz on SOSC			
		0.8		3	3	μÀ	1.8V				
		0.9		4	4	μΑ \	3.0V]~			
		1		5	5	μΑ	\5.0V				
D013	A/D Converter ⁽³⁾	200				μÀ	1.8V				
		260			$\overline{\langle }$	μA	3.0V	A/D on, not converting			
		200				μΑ	1.8V				
		260		\land		∕∕μA	3.0V				
		260			\searrow	μA	5.0V				
D014	A/D Converter ⁽³⁾		\sim	$\Box D$	\searrow	μΑ	1.8V	-			
					~	μA	3.0V	Adder to A/D current for			
		$\square \bigcirc$		\searrow		μΑ	1.8V	FRC conversion clock.			
				\sim		μΑ	3.0V	-			
D045	2		$\left \right\rangle$	45	45	μA	5.0V				
D015	Comparators	9	<u> </u>	15	15	μA	1.8V	-			
	$ \land \land$	9	/	15 15	15 15	μΑ	3.0V	LP mode			
		₩ ₩		15	15	μΑ μΑ	1.8V				
		9		15	15	μΑ	3.0V	-			
D16	Comparators	50		80	80	μΑ	5.0V 1.8V				
210		50		80	80	μΑ	1.8V 3.0V	-			
		50		80	80	μΑ	1.8V	HP mode			
\bigcap		50		80	80	μΑ	3.0V	-			
/ / /	$) \sim$	50		80	80	μΑ	5.0V				
Note 1			l mode d					e Power-down current is			

27.2 DC Characteristics: Power-Down Current, PIC18(L)F2X/4XK22 (Continued)

Note 1:

1. The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: BOR, HLVD and FVR enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

3: A/D converter differential currents apply only in Run mode. In Sleep or Idle mode both the ADC and the FRC turn off as soon as conversion (if any) is complete.

PIC18L	_F2X/4XK22	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$									
PIC18F	F2X/4XK22		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$								
Param No.	Device Characteristics	Typ +25°C	Typ +60°C	Max +85°C	Max +125°C	Units	Conditions VDD Notes				
D017	DAC	12		20	20	μA	1.8V				
		20		30	30	μΑ	3.07				
		12		20	20	μA	1.8V				
		20		30	30	μΑ	3.0V				
		33		50	50	μÀ	5.0				
D018	FVR	15		25	25	μÂ	1 ,8∨				
		15		25	25	μ A	_3.ÓV				
		30		45 <	45	μΑ	1.8V				
		35		55	55	μÂ	3.0V				
		70		100	100	μΑ	5.0V				

27.2 DC Characteristics: Power-Down Current, PIC18(L)F2X/4XK22 (Continued)

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all 4Q pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: BOR, HLVD and FVR enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

3: A/D converter differential currents apply only in Run mode. In Sleep or Idle mode both the ADC and the FRC turn off as soon as conversion (if any) is complete.

DS41412B-page 426

PIC18LF	2X/4XK22	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$									
PIC18F2	X/4XK22										
Param No.	Device Characteristics	Тур	Max	Units		Conditions					
D020	Supply Current (IDD) ^{(1),(2)}	5.0	14	μA	-40°C		\leq				
		4.0	14	μA	+25°C	\sim	\searrow				
		4.0	—	μA	+60°C	Vpp = 1.8V					
		4.5	18	μA	+85°C	$\land \land $					
		7.0	30	μA	125°C 🔨	\backslash	Fosc = 31 kHz (RC_RUN mode,				
D021		8.0	20	μA	-40°C		LFINTOSC source)				
		7.0	20	μA	+25°C	\backslash					
		7.0	—	μA	(+60°C	VD9 = 3.0V					
		7.5	22	μA	+85°C						
		10.0	35	μA	+125°C	\					
D022		12	50	μA	-40°C						
		15	50	<u>ν</u> Αμ	+25°C	VDD = 1.8V					
		17	50	μA	<u></u> ₹85°C						
		20	ø0 .	μA	+125°C						
D023		16	50	KA	40°C		Fosc = 31 kHz (RC_RUN mode, LFINTOSC source)				
		19	50	μA	✓ +25°C	VDD = 3.0V					
		23	50	μÀ	/ +85°C						
		25	60	μΑ	+125°C						
	\land	17	50 `	μA	-40°C						
D024		21	50	μA	+25°C	VDD = 5.0V					
	$ \land \land$	24	50	μA	+85°C						
		28	60	μA	+125°C						
D025		0.12	0.25	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 500 κHz (RC_RUN mode,				
D026		9.15	0.30	mA	-40°C to +125°C	VDD = 3.0V	MFINTOSC source				
D027		0.16	0.30	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 500 kHz				
D028		0.20	0.40	mA	-40°C to +125°C	VDD = 3.0V	(RC_RUN mode,				
D029		0.25	0.50	mA	-40°C to +125°C	VDD = 5.0V	MFINTOSC source				
D030 /	$\overline{)}$	0.30	0.50	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 1 MHz				
D031	$) \rightarrow$	0.40	0.70	mA	-40°C to +125°C	VDD = 3.0V	(RC_RUN mode, HFINTOSC source)				
DÓSZ	{ /	0.35	0.60	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 1 MHz				
D033	$\langle \rangle$	0.45	0.80	mA	-40°C to +125°C	VDD = 3.0V	(RC_RUN mode,				
D034	\searrow	0.55	0.90	mA	-40°C to +125°C	VDD = 5.0V	HFINTOSC source				

Note 1: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

Test condition: All Peripheral Module Control bits in PMD0, PMD1 and PMD2 set to '1'.

2: The test conditions for all IDD measurements in active operation mode are:

All I/O pins set as outputs driven to Vss;

MCLR = VDD;

OSC1 = external square wave, from rail-to-rail (PRI_RUN and PRI_IDLE only).

27.3 DC Characteristics: RC Run Supply Current, PIC18(L)F2X/4XK22 (Continued)

PIC18LF2	X/4XK22	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$								
PIC18F2X	//4XK22	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$								
Param No.	Device Characteristics	Тур	Max	Units	Conditions					
D035		1.0	1.7	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 16 MHz			
D036		1.7	2.8	mA	-40°C to +125°C	VDD = 3.0V	(RC_RUN mode, HFINTOSC source)			
D037		1.2	1.9	mA	-40°C to +125°C	Vpp = 1.8V	Fosc = 16 MHz			
D038		2.0	3.2	mA	-40°C to +125°C	VDD = 3.0V	(RC_RUN mode,			
D039		2.3	3.6	mA	-40°C to +125°C	VQD = 5.0V	HFINTOSC source)			
D041		6.5	10	mA	-40°C/to +125°C	VDD = 3.0V	Fosc = 64 MHz (RC_RUN mode, HFINTOSC + PLL source)			
D043		7.0	11.0	mA	40°C to +125°C	VDD = 3.0V	Fosc = 64 MHz			
D044		7.9	12.0	mA	40°C to +125°C	VDD = 5.0V	(RC_RUN mode, HFINTOSC + PLL source)			

Note 1: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and sincuit, internal code execution pattern and temperature, also have an impact on the current consumption.

Test condition: All Peripheral Module Control bits in PMD0, PMD1 and PMD2 set to '1'.

2: The test conditions for all IDD measurements in active operation mode are: All I/O pins set as outputs driven to \(xs;

MCLR = VDD;

OSC1 = external square wave, from rail-to-rail (PRI_RUN and PRI_IDLE only).

DS41412B-page 428

 $\langle \rangle$

PIC18LF2X/4XK22		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le Ta \le +125^{\circ}C$						
PIC18F2X/4XK22		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$						
Param No.	Device Characteristics	Тур	Max	Units	Conditions			
D045	Supply Current (IDD) ^{(1),(2)}	2.5	8	μA	-40°C	~		
		1.5	8	μA	+25°C			
		1.5	_	μA	+60°C		\square	
		2.0	10	μA	+85°C			
		4.0	25	μA	+125°¢		Fosc = 31 kHz (RC_IDLE mode,	
D046		3.0	10	μA	-40°C	\searrow \checkmark	LFINTOSC source)	
		2.0	10	μA	+25°C			
		2.0	-	μA	+60°C	VDD = 3.0V		
		2.5	12	μA μA	+85°C	>		
D047		5.0 10	30 50	/	+125℃ -40℃			
D047		13	50 50~		-40 Q +25°C			
		15	50 ×	μΑ	+ <u>2</u> 5 C	VDD = 1.8V		
		18	60	μA	+125°C			
D048		12	50	μA	-40°C		-	
		14	50	μΑ	+25°C		Fosc = 31 kHz	
		17	50	A	+85°C	VDD = 3.0V	(RC_IDLE mode, LFINTOSC source)	
		20	60	μA	+125°C			
D049	\land	13	/50	μA	-40°C			
		16	⁄ 50	μΑ	+25°C	VDD = 5.0V		
		<u>_</u> 18	50	μΑ	+85°C	VDD - 5.0V		
		23	60	μA	+125°C			
D050		0.10	0.20	mA	-40°C to +125°C	Vdd = 1.8V	Fosc = 500 KHz	
D051		0.12	0.25	mA	-40°C to +125°C	VDD = 3.0V	(RC_IDLE mode, MFINTOSC source)	
D052		0.13	0.25	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 500 кНz	
D053		0.15	0.30	mA	-40°C to +125°C	VDD = 3.0V	(RC_IDLE mode,	
D054		0.20	0.40	mA	-40°C to +125°C	VDD = 5.0V	MFINTOSC source)	
D055		0.25	0.40	mA	-40°C to +125°C	Vdd = 1.8V	Fosc = 1 MHz	
D056		0.35	0.60	mA	-40°C to +125°C	VDD = 3.0V	(RC_IDLE mode, HFINTOSC source)	

27.4 DC Characteristics: RC Idle Supply Current, PIC18(L)F2X/4XK22

Note 1: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

 $\overline{\text{MCLR}}$ = VDD; WDT enabled/disabled as specified.

2: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in k Ω .

27.4 DC Characteristics: RC Idle Supply Current, PIC18(L)F2X/4XK22 (Continued)

PIC18LF2X/4XK22		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$							
PIC18F2X/4XK22		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$							
Param No.	Device Characteristics	Тур	Max	Units	Conditions				
D057		0.3	0.50	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 1 MHz		
D058		0.4	0.70	mA	-40°C to +125°C	VDD = 3.0V	(RC_IDLE mode,		
D059		0.45	0.80	mA	-40°C to +125°C	VDD = 5.0V	HEINTOSC source)		
D060		0.5	0.9	mA	-40°C to +125°C		Føsc = 16 MHz (RC_IDLE mode, HFINTOSC source)		
D061		0.8	1.4	mA	-40°C to +125°C	VDD = 3.0V			
D062		0.6	1.0	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 16 MHz (RC_IDLE mode, HFINTOSC source)		
D063		0.9	1.4	mA	-40°C/to +125°C	$\sqrt{VDR} = 3.0V$			
D064		1.1	1.7	mA	-40°C to +125°C	VDØ = 5.0V			
D066		2.5	4	mA	-40°C to +125°C	VDD = 3.0V	Fosc = 64 MHz (RC_IDLE mode, HFINTOSC + PLL source)		
D068		3.0	5.0	mA	-40°C to +125°C	VDD = 3.0V	Fosc = 64 MHz		
D069		3.5	6.0	mA	-40°C to +125°C	Vdd = 5.0V	(RC_IDLE mode, HFINTOSC + PLL source)		

Note 1: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all top measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

 $\overline{\text{MCLR}}$ = $\overline{\text{yDD}}$; $\overline{\text{WDT}}$ enabled/disabled as specified.

2: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula *J*_x = VDD/2REXT (mA) with REXT in kΩ.

 $\langle \rangle$

PIC18LF2X/4XK22		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$						
PIC18F2X/4XK22		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$						
Param No.	Device Characteristics	Тур	Max	Units	Conditions			
D070	Supply Current (IDD) ^{(1),(2)}	0.07	0.14	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 1 MHz	
D071		0.12	0.25	mA	-40°C to +125°C	VDD = 3.0V	(PRI_RUN , EC oscillator)	
D072		0.08	0.20	mA	-40°C to +125°C	VQD = 1.8V	Fosc = 1 MHz	
D073		0.13	0.25	mA	-40°C to +125°C	VDD = 3.0V	(PRI_RUN , EC oscillator)	
D074		0.15	0.30	mA	-40°C to +125°C	VDD = 5.0V		
D075		1.2	2.0	mA	-40° (to +125° C	VDg = 1.8V	Fosc = 20 MHz	
D076		2.2	3.8	mA	-40°C to +125°C	VDD = 3.0V	(PRI_RUN , EC oscillator)	
D077		1.4	2.5	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 20 MHz (PRI_RUN , EC oscillator)	
D078		2.4	4.0	mA	-40°C to +125°C	VDD = 3.0V		
D079		2.7	4.5	mĄ	40°C to +125°C	VDD = 5.0V		
D080		6.5		ATA	-40°C to +125°C	Vdd = 3.0V	Fosc = 64 MHz (PRI_RUN , EC oscillator)	
D081		6.8	<u>1</u> 1	mA	240°C to +125°C	VDD = 3.0V	Fosc = 64 MHz	
D082		7.5	13	mA	-40°C to +125°C	VDD = 5.0V	(PRI_RUN , EC oscillator)	
D083		1.0	1,7	тА	-40°C to +125°C	VDD = 1.8V	Fosc = 4 MHz 16 MHz Internal (PRI_RUN, EC + PLL)	
D084		1.8	3.2	mA	-40°C to +125°C	Vdd = 3.0V		
D085		<u>/1,0</u>	1.8	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 4 MHz 16 MHz Internal (PRI_RUN, EC + PLL)	
D086		/1.9	3.5	mA	-40°C to +125°C	VDD = 3.0V		
D087		2.2	4.0	mA	-40°C to +125°C	VDD = 5.0V		
D088		6.5	10	mA	-40°C to +125°C	VDD = 3.0V	Fosc = 16 MHz 64 MHz Internal (PRI_RUN, EC + PLL)	

27.5 DC Characteristics: Primary Run Supply Current, PIC18(L)F2X/4XK22

Note 1: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as VO pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

<u>OSC1</u> = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

2: The test conditions for all IDD measurements in active operation mode are:

All I/O pins set as outputs driven to Vss;

 $\overline{MCLR} = VDD;$

OSC1 = external square wave, from rail-to-rail (PRI_RUN and PRI-IDLE only).

27.5 DC Characteristics: Primary Run Supply Current, PIC18(L)F2X/4XK22 (Continued)

PIC18LF2X/4XK22		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$						
PIC18F2X/4XK22		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$						
Param No.	Device Characteristics	Тур	Max	Units	Conditions			
D089		6.8	11	mA	-40°C to +125°C	VDD = 3.0V	Fosc = 16 MHz	
D090		7.5	13	mA	-40°C to +125°C	VDD = 5.0V	64 MHz Internal (PRI∠RUN, EC + PLL)	

Note 1: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all t/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified

2: The test conditions for all IDD measurements in active operation mode are:

All I/O pins set as outputs driven to Vss;

 $\overline{MCLR} = VDD;$

OSC1 = external square wave, from raik to rail (PRI_RUN and PRI-IDLE only).

 \bigwedge

PIC18LF	2X/4XK22			erating nperatu	Conditions (unletre $-40^{\circ}C \le TA \le$		tated)	
PIC18F2	X/4XK22			erating nperatu	Conditions (unle re $-40^{\circ}C \le TA \le$		tated)	
Param No.	Device Characteristics	Тур	Max	Units		Conditions		
D100	Supply Current (IDD) ^{(1),(2)}	0.025	0.07	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 1 MHz	
D101		0.045	0.10	mA	-40°C to +125°C	VDD = 3.0V	(PRI_IDLE mode, EC oscillator)	
D102		0.04	0.12	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 1 MHz	
D103		0.06	0.15	mA	-40°C to +125°C	VDQ = 3.0V	(PRI_IDLE mode, EC oscillator)	
D104		0.07	0.17	mA	-40°C to +125°C	VDD = 5.0V	EC oscillator)	
D105		0.45	0.65	mA	-40°C/to+125°C	VQD = 1.8V	Fosc = 20 MHz	
D106		0.75	1.10	mA	-40°C to +125°C	<u>V</u> ₽0 = 3.0V	(PRI_IDLE mode, EC oscillator)	
D107		0.5	0.8	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 20 MHz	
D108		0.9	1.5	mA	-40°C to +125°C	VDD = 3.0V	(PRI_IDLE mode, EC oscillator)	
D109		1.1	1.8	mA/	-40°C to +125°C	VDD = 5.0V		
D110		2.5	4	mA	-40°C to +125°C	VDD = 3.0V	Fosc = 64 MHz (PRI_IDLE mode, EC oscillator)	
D111		2.7	42	mA	→40°C to +125°C	VDD = 3.0V	Fosc = 64 MHz	
D112		3.3	5.0	mA	-40°C to +125°C	VDD = 5.0V	(PRI_IDLE mode, EC oscillator)	
D113	\land	0.40	0.70	mA	-40°C to +125°C	Vdd = 1.8V	Fosc = 4 MHz	
D114		0.65	1 10	mA	-40°C to +125°C	Vdd = 3.0V	16 MHz Internal (PRI_IDLE, EC + PLL)	
D115		0.4	0.7	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 4 MHz	
D116		0.7	1.2	mA	-40°C to +125°C	VDD = 3.0V	16 MHz Internal	
D117		0.9	1.5	mA	-40°C to +125°C	VDD = 5.0V	(PRI_IDLE, EC + PLL)	
D118		2.5	4	mA	-40°C to +125°C	VDD = 3.0V	Fosc = 16 MHz 64 MHz Internal (PRI_IDLE, EC + PLL)	
D119		2.7	5.0	mA	-40°C to +125°C	VDD = 3.0V	Fosc = 16 MHz	
D120		3.3	6.0	mA	-40°C to +125°C	Vdd = 5.0V	64 MHz Internal (PRI_IDLE, EC + PLL)	

27.6 DC Characteristics: Primary Idle Supply Current, PIC18(L)F2X/4XK22

Note 1: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

2: The test conditions for all IDD measurements in active operation mode are:

All I/O pins set as outputs driven to Vss;

 $\overline{MCLR} = VDD;$

OSC1 = external square wave, from rail-to-rail (PRI_RUN and PRI-IDLE only).

27.7 DC Characteristics: Secondary Oscillator Supply Current, PIC18(L)F2X/4X/K22

PIC18LF	2X/4XK22			erating nperatu	Conditions (unlegative re-40°C \leq TA \leq		tated)
PIC18F2	X/4XK22			erating	Conditions (unlegative re-40°C \leq TA \leq		tated)
Param No.	Device Characteristics	Тур	Мах	Units		Conditions	
D130	Supply Current (IDD) ^{(1),(2)}	4.0	14	μA	-40°C		
		4.5	14	μA	+25°C	\bigwedge	
		5.0	_	μA	+60°C	VDP = 1.8V	
		5.5	18	μA	+85°C	$ \setminus \vee / \frown$	
		9.0	30	μA	+125°Ç	\backslash	Fosc = 32 kHz (SEC_RUN mode,
D131		7.0	20	μA	-40°C	$\langle \rangle$	SOSC source)
		7.5	20	μA	+25°6		,
		8.0	_	μA	€0°C	<u>V</u> DØ = 3.0V	
		8.5	22	μA	+85°C		
		11.0	35	μA	+125°C	>	
D132		12	50	<i>μ</i> Α `	-40°C		
		16	50	μĄ	+25°C	VDD = 1.8V	
		19	50	J¤A \	+85°C	VDD - 1.0V	
		22	60	A	+125°C		
D133		16	50	_μA			
		20 `	50	μÀ	+25°C	VDD = 3.0V	Fosc = 32 kHz (SEC_RUN mode,
		23	50	щA	+85°C	VDD - 3.0V	SOSC source)
	\square	27	60	ΜμΑ	+125°C		,
D134		18	<i>/</i> 50	μA	-40°C		
		22~	50	μA	+25°C	VDD = 5.0V	
		25,	50	μA	+85°C	100 - 0.01	
		/ 30	60	μA	+125°C		
D135		1.5	8	μA	-40°C		
		2.0	8	μA	+25°C		
		2.5	—	μA	+60°C	Vdd = 1.8V	
		3.0	10	μA	+85°C		
	$\Box \setminus \backslash$	6.0	25	μA	+125°C		Fosc = 32 kHz (SEC_IDLE mode,
D136	$) \rangle \sim$	2.0	10	μA	-40°C		SOSC source)
$ $ \langle \backslash	X /	2.5	10	μA	+25°C		
		3.0		μA	+60°C	VDD = 3.0V	
	\searrow	3.5	12	μA	+85°C		
	×	7.0	30	μA	+125°C		

Note 1: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

2: The test conditions for all IDD measurements in active operation mode are:

All I/O pins set as outputs driven to Vss;

MCLR = VDD;

OSC1 = external square wave, from rail-to-rail (PRI_RUN and PRI_IDLE only).

PIC18LF	2X/4XK22		•	erating nperatu	$\begin{array}{llllllllllllllllllllllllllllllllllll$		tated)			
PIC18F2	X/4XK22			erating nperatu	ing Conditions (unless otherwise stated) ature $-40^{\circ}C \le TA \le +125^{\circ}C$					
Param No.	Device Characteristics	Тур	Max	Units	Conditions					
D137		10	50	μA	-40°C					
		13	50	μA	+25°C					
		16	50	μΑ	+85°C	VDU - 1.0V				
		19	60	μΑ	+125°C	\square	$\overline{}$			
D138		11	50	μA	-40°C					
		15	50	μA	+25°C	VDD = 3.0V	Fosc = 32 kHz (SEC_IDLE mode,			
		18	50	μA	+85°C		SOSC source)			
		22	60	μA	₹125°C		,			
D139		13	50	μΑ	-40°C					
		17	50	μA	+25°C	VDD = 5.0V				
		20	50	μA	+85°C ~	000 - 0.00				
		24	60	γ.A.	+125°C					

27.7 DC Characteristics: Secondary Oscillator Supply Current, PIC18(L)F2X/4XK22

Note 1: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

2: The test conditions for all IDD measurements in active operation mode are:

All I/O pins set as outputs driven to Vss?

 $\overline{MCLR} = VDD;$

OSC1 = external square wave, from rail-to-rail (PRI_RUN and PRI_IDLE only).

DC CHA	RACTER	ISTICS	Standard Opera Operating tempe				e stated)
Param No.	Symbol	Characteristic	Min	Тур†	Мах	Units	Conditions
	VIL	Input Low Voltage			<		
		I/O ports:				\backslash	
D140		with TTL buffer		_	~	v	
D141		with Schmitt Trigger		—		V	\searrow
D142		MCLR		_	\setminus	X	7
D143		OSC1		— .	$\setminus \vee$	\sqrt{v}	HS, HSPLL modes
D144		OSC1				V	RC, EC modes ⁽¹⁾
D145		OSC1		\	\setminus \vee	v	XT, LP modes
D146		TXCKI			$\overline{}$	V	
	Vih	Input High Voltage		\sim			
		I/O ports:	<	$(\ \)$			
D147		with TTL buffer	\land	$\backslash \not$ \land	\searrow	V	
D148	Vih	with Schmitt Trigger:		\searrow		V V	2.4V <u><</u> Vdd <u><</u> 3.6V Vdd < 2.4V
D149	VIH	MCLR		\searrow		V V	2.4V <u><</u> VDD <u><</u> 3.6V VDD < 2.4V
D150		OSC1 /		\sim –		V	HS, HSPLL modes
D151		OSC1	$\langle \setminus \rangle$	_		V	EC mode
D152		OSC1	$ $ \backslash \checkmark	—		V	RC mode ⁽¹⁾
D153		OSC1		—		V	XT, LP modes
D154		ТХСКІ				V	
	lı∟	Input Leakage I/O and MCLR ^{(2),(3)}					$Vss \le VPIN \le VDD$, Pin at high- impedance
D155		I/Oports		5		nA	≤ +25°C
				10		nA	+60°C
		$\frown \setminus \lor / $		30		nA	+85°C
		Input Leakage RA2		100		nA	+125°C
D156	\mathbb{I}	Input & coincige IVAZ		10		nA	≤ +25°C
	\sim			35		nA	+60°C
		\backslash		200		nA	+85°C
//				400		nA	+125°C
D157		Input Leakage RA3		10		nA	≤ +25°C
2122	"¥			10 25		nA	≤ +25 C +60°C
	\setminus $>$			70		nA	+85°C
	\sim			300		nA	+125°C

27.8 DC Characteristics:Input/Output Characteristics, PIC18(L)F2X/4XK22

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC[®] device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- **3:** Negative current is defined as current sourced by the pin.
- **4:** Parameter is characterized but not tested.

 \bigwedge

DC CHA	RACTER	RISTICS	Standard Opera Operating tempe				se stated)
Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions
	IPU	Weak Pull-up Current				1	
D158	IPURB	PORTB weak pull-up current		90	<	кA	VDB = 3.0V , VPIN = V 8S
	Vol	Output Low Voltage					
D159		I/O ports		_		V	NoL
D160		OSC2/CLKOUT (RC, RCIO, EC, ECIO modes)		-<		v	IOL = 1.6 mA, VDD = 3.0V, -40°C to +85°C
	Vон	Output High Voltage ⁽³⁾					
D161		I/O ports				V	IOH = -3.0 mA, VDD = 3.0V, -40°C to +85°C
D162		OSC2/CLKOUT (RC, RCIO, EC, ECIO modes)				V	IOH = -1.3 mA, VDD = 3.0V, -40°C to +85°C
		Capacitive Loading Specs on Output Pins					
D163 ⁽⁴⁾	Cosc2	OSC2 pin		_		pF	In XT, HS and LP modes when external clock is used to drive OSC1
D164	Сю	All I/O prins and OSC2 (in RC mode)		—		pF	To meet the AC Timing Specifications
D165	Св	SCL, SDA		—		pF	I ² C™ Specifica- tion

27.8 DC Characteristics:Input/Output Characteristics, PIC18(L)F2X/4XK22 (Continued)

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC[®] device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Parameter is characterized but not tested.

27.9 Memory Programming Requirements

DC CH/	ARACTE	RISTICS	Standard O Operating te				ess otherwise stated) 125°C
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
		Internal Program Memory Programming Specifications ⁽¹⁾				<	
D170	VPP	Voltage on MCLR/VPP/RE3 pin	VDD + 4.5	—	9	V	(Note 3), (Note 4)
D171	IDDP	Supply Current during Programming	—	—	10	_mA	
		Data EEPROM Memory				$\left \right\rangle$	\sim
D172	ED	Byte Endurance	100K	—	<u> </u>	`€\Ŵ`∕	-40°C to +85°C
D173	Vdrw	VDD for Read/Write (PIC18LF)	1.8	_ <	3.6		Using EECON to read/write
D174	VDRW	VDD for Read/Write (PIC18F)	1.8	<u> </u>	5.5	V	
D175	TDEW	Erase/Write Cycle Time	- /	4		-⁄ms	
D176	TRETD	Characteristic Retention	40 <	$\left\langle \cdot \right\rangle$	\searrow	Year	Provided no other specifications are violated
D177	TREF	Number of Total Erase/Write Cycles before Refresh ⁽²⁾	1M	10M	>-	E/W	-40°C to +85°C
		Program Flash Memory		\searrow			
D178	Eр	Cell Endurance	HOK	$\setminus \simeq$	_	E/W	-40°C to +85°C (Note 5)
D179	VPR	VDD for Read (PIC18LF)	1.8	/_	3.6	V	
D180	VPR	VDD for Read (PIC18F)	1.8	—	5.5	V	
D181	Viw	VDD for Row Erase or Write (PIC18LF)	2.2	_	3.6	V	
D182	Viw	VDD for Row Erese or Write (PIC18F)	2.2	—	5.5	V	
D183	Tiw	Self-timed Write Cycle Time	—	2	—	ms	
D184	TRETD	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: These specifications are for programming the on-chip program memory through the use of table write instructions.

2: Refer to Section 7.8 "Using the Data EEPROM" for a more detailed discussion on data EEPROM endurance.

3; Required only it single-supply programming is disabled.

4: The MPLAB ICD 2 does not support variable VPP output. Circuitry to limit the ICD 2 VPP voltage must be placed between the ICD 2 and target system when programming or debugging with the ICD 2.
 5: Self-write and Block Erase.

 \bigwedge

27.10 Analog Characteristics

CABLE 27-1: COMPARATOR SPECIFICATIONS Operating Conditions: 1.8V < VDD < 5.5V, -40°C < TA < +125°C (unless otherwise stated)										
Param No.	Sym	Characteristics	Min	Тур	Мах	Units	Comments			
CM01	VIOFF	Input Offset Voltage	_	12		ζmV	High-Power mode			
			_	18		mV	Low-Power mode			
CM02	VICM	Input Common-mode Voltage		_	Vpp	V				
CM03	CMRR	Common-mode Rejection Ratio		_	$\langle - \rangle$	dB				
CM04	TRESP	Response Time	_	200		ns	High-Power mode ⁽¹⁾			
			_	300		ns	Low-Power mode			
CM05	TMC2OV	Comparator Mode Change to Output Valid*	_			μs				

These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at VDD/2, while the other input transitions from Vss to VDD.

DIGITAL-TO-ANALOG CONVERTER (DAC) SPECIFICATIONS **TABLE 27-2:**

Operating	Operating Conditions: 1.8V < VDD < 5.5V, -40°C < TA < +125°C (unless otherwise stated)										
Param No.	Sym	Characteristics Min	Тур	Мах	Units	Comments					
CV01*	CLSB	Step Size ⁽²⁾	VDD/32		V						
CV02*	CACC	Absolute Accuracy	·	± 1/2	LSb						
CV03*	CR	Unit Resistor Value (R)	5k	_	Ω						
CV04*	CST	Settling Time ⁽¹⁾	_	10	μs						
*	These par	rameters are characterized but not teste	d.	•	•	•					

These parameters are characterized but not tested.

Note 1: Settling time measured while CVRR = 1 and CVR3:CVR0 transitions from '0000' to '1111'.

See Section 22.0/"Digital-to-Analog Converter (DAC) Module" for more information. 2:

FIXED VOLTAGE REFERENCE (FVR) SPECIFICATIONS **TABLE 27-3**:

Operating Conditions: 1.8V < VDD < 3.6V, -40°C < TA < +125°C (unless otherwise stated)									
VR Voltage Reference Specifications			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Sym	Characteristics	Min	Тур	Max	Units	Comments		
VRQ1	VROUT	VR voltage output	0.92	1.024	1.13	V	$1 \times$ output, VDD $\ge 1.8V$		
			1.84	2.048	2.26	V	$2x$ output, VDD $\ge 2.5V$		
·	\searrow		3.70	4.096	4.50	V	$4 \times$ output, VDD \geq 4.75V		
VR04*	TSTABLE	Settling Time	—	25	100	μs	0 to 125°C		

These parameters are characterized but not tested.

FIGURE 27-2: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS




TABLE 27-4: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS

Param No.	Symbol	Characteristic	HLVDL~3:0>	Min	Typt	Max	Units	Conditions
		HLVD Voltage on VDD	0000	$\langle \rangle$	1.80		V	
		Transition High-to-	Q001	$\overline{\ }$	2.05		V	
		Low	Q01Q	\checkmark	2.25		V	
			00M		2.40		V	
		\wedge	0100		2.50		V	
			\$101		2.75		V	
		$ \rangle \rangle$	9 110		2.80		V	
		$ // \land$	0111		2.95		V	
		$ \langle \langle / \rangle \rangle$	1000		3.25		V	
	,	\frown	1001		3.45		V	
		$\bigcirc) \land \checkmark /$	1010		3.65		V	
			1011		3.80		V	
			1100		4.10		V	
/	\frown		1101		4.35		V	
	\bigcirc)	\sim	1110		4.70		V	
$\langle \langle$			1111	V(H	LVDIN pi	in)	v	

Rroduction tested at TAMB = 25°C. Specifications over temperature limits ensured by characterization.

Г

27.11 AC (Timing) Characteristics


27.11 AC	(Timing) Characteristics		\wedge
27.11.1 T	IMING PARAMETER SYMBOLOGY		$\langle \rangle$
	parameter symbols have been created the following formats:		
C C			
1. TppS2ppS	8	3. TCC:ST	(I ² C [™] specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т	F	-	-
F	Frequency	Т	Time
	etters (pp) and their meanings:		\longrightarrow
рр	CCP1		1 1220
CC		OSC	
ck		rd	
CS 		rw 🦂	
di	SDI	sc	SCR V
do	SDO	ss	- SS
dt	Data in	t0	TOCKL
io	I/O port		Тчзскі
mc	MCLR)wr	WR
	etters and their meanings:		<u> </u>
S		\bigvee)	\checkmark
F	Fall	$\langle R \rangle$	Period
н	High	\sim R \sim	Rise
I	Invalid (High-impedance)		Valid
L	Low	> z	High-impedance
I ² C only		\searrow	
AA	output access	High	High
BUF	Bus free	Low	Low
TCC:ST (I ² C s	specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	Stop condition
STA	Start-condition		
	$\square \square \square$		
<			
\frown	$\langle \setminus \langle$		
//)	\rightarrow		
$\langle \bigvee \rangle$			
\sim	X		
\backslash	\geq		

27.11.2 TIMING CONDITIONS

The temperature and voltages specified in Table 27-5 apply to all timing specifications unless otherwise noted. Figure 27-3 specifies the load conditions for the timing specifications.

TABLE 27-5: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

AC CHARACTERISTICS Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ Operating voltage VDD range as described in DC spec Section 27.1 and Section 27.9.



27.11.3 TIMING DIAGRAMS AND SPECIFICATIONS




TABLE 27-6: EXTERNAL CLOCK TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
1A	Fosc	External CLKIN Frequency ⁽¹⁾	DC	64	MHz	EC, ECIO Oscillator mode
		Oscillator Frequency ⁽¹⁾	DÇ	A /	MHz	RC Oscillator mode
			0.1	4	MHz	XT Oscillator mode
			4	25	MHz	HS Oscillator mode
		/	4) 6	MHz	HS + PLL Oscillator mode
			5	200	kHz	LP Oscillator mode
1	Tosc	External CLKIN Period ⁽¹⁾	15.6	_	ns	EC, ECIO Oscillator mode
		Oscillator Period ⁽¹⁾	250	—	ns	RC Oscillator mode
			250	10,000	ns	XT Oscillator mode
			¥0 62.5	250 250	ns ns	HS Oscillator mode HS + PLL Oscillator mode,
		$ \land \land \land / /$	5	200	μS	LP Oscillator mode
2	Тсү	Instruction Cycle Time ⁽¹⁾	62.5	—	ns	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1)	30	—	ns	XT Oscillator mode
	TosH	High of Low Time	2.5	—	μS	LP Oscillator mode
		$\square \setminus \vee /$	10	—	ns	HS Oscillator mode
4	TosR,	External Clock in (OSC1)	—	20	ns	XT Oscillator mode
	Tost	Rise or Fall Time	—	50	ns	LP Oscillator mode
	F			7.5	ns	HS Oscillator mode

Note 1: Instruction cycle period (Tcr) equals four times the input oscillator time base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

TABLE 27-7:		PLL CLOCK TIMING SPECIFICA	. ()				
Param. No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
F10	Fosc	Oscillator Frequency Range	4	—	5	MHz	VDD = 1.8-3.0V
			4	—	16	MHz	VDD = 3.0-3.6V,
							-40°C to + <u>125°C</u> PIQ18LF2X/4XK 2 2
			4	—	16	MHz	VQD = 3.0-5.5V,
					\langle		-40°& to +125°C PIC18F8X/4XK22
F11	Fsys	On-Chip VCO System Frequency	16	—	20 \	WHz,	VDD = 1.8-3.0V
			16	<	64	MHz	VDD = 3.0-3.6V, -40°C to +125°C PIC18LF2X/4XK22
			16		64	MHz	VDD = 3.0-5.5V, -40°C to +125°C PIC18F2X/4XK22
F12	t _{rc}	PLL Start-up Time (Lock Time)		/_/	8	ms	
F13	ΔCLK	CLKOUT Stability (Jitter)	્ય	$\backslash - \backslash$	+2	%	

K TIMING SPECIFICATIONS (Vr

† Data in "Typ" column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


AC CHARACTERISTICS:INTERNAL OSCILLATORS ACCURACY PIC18(L)F46K22 **TABLE 27-8:**

PIC18(L)F46K22	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$							
Param. No.	\square	Min	Тур	Max	Units	Conditions			
OA1	HFINTOSC Accuracy @ Freq	= 16 MHz	, 8 MHz, 4	MHz, 2 N	/Hz, 1 N	/Hz, 500 kHz, 250	kHz ⁽¹⁾		
		-2	0	+2	%	+0°C to +70°C			
		<u>-3</u>	_	+2	%	+70°C to +85°C			
		-5	—	+5	%	-40°C to 0°C and +85°C to 125°C			
OA2	LFINTOSC Accuracy @ Freq = 31 kHz								
		26.562	—	35.938	kHz	-40°C to +125°C			

Legend: Shading of cows is to assist in readability of the table.

Note 1: Frequency calibrated at 25°C. OSCTUNE register can be used to compensate for temperature drift.

 \wedge



Param. No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
10	TosH2ckL	OSC1 ↑ to CLKOUT ↓	—	75	200	ns	(Note 1)
11	TosH2ckH	OSC1 ↑ to CLKOUT ↑	—	75	200	ns	(Note 1)
12	TckR	CLKOUT Rise Time	—	35	100	ns	(Note 1)
13	TckF	CLKOUT Fall Time	—	35	100	ns	(Note 1)
14	TckL2ioV	CLKOUT ↓ to Port Qut Valid	—	_	0.5 Tcy + 20	ns	(Note 1)
15	TioV2ckH	Port In Valid before CLKOUT	0.25 Tcy + 25	_	_	ns	(Note 1)
16	TckH2ioI	Port In Hold after CLKQUT	0	_	_	ns	(Note 1)
17	TosH2ioV	OSQ1 ∱ (Q1 cycle) to Port Out Valid	—	50	150	ns	
18	TosH2iol	OSC1 (22 cycle) to Port Input Invalid	100		_	ns	
19	TioV2os/A	Port input Valid to ØSC1 ↑ (I/O in setup time)	0	_	_	ns	
20	TioR	Port Output Rise Time	—	10	25	ns	
21	TioF	Port Output Fall Time	—	10	25	ns	
22†	TINR	INTx pin High or Low Time	20	_		ns	
23† /	TRBP	RB<74> Change KBIx High or Low Time	Тсү	_		ns	

(† These parameters are asynchronous events not related to any internal clock edges.

Note Measurements are taken in RC mode, where CLKOUT output is 4 x Tosc.





TABLE 27-10: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS


	AND BROWN-OUT RESET REQUIREMENTS												
Param. No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions						
30	TmcL	MCLR Pulse Width (low)	2	—	_	μs							
31	Twdt	Watchdog Timer Time-out Period (no postscaler)	3.5	4.1	4.7	ms	1.1 prescaler						
32	Tost	Oscillation Start-up Timer Period	1024 Tosc	_	1024 Tosc	_	Tosc = OSC1 period						
33	TPWRT	Power-up Timer Period	54.8	64.4	74.1	ms							
34	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	—	2		us							
35	TBOR	Brown-out Reset Pulse Width	200	\leq	$\left - \right $	μs	$VDD \le BVDD$ (see D005)						
36	TIVRST	Internal Reference Voltage Stable	<	25	35	μS							
37	THLVD	High/Low-Voltage Detect Pulse Width	200			μS	$V D D \leq V H L V D$						
38	TCSD	CPU Start-up Time	<u> </u>	$\overline{\langle}$	✓ 10	μS							
39	TIOBST	Time for HF-INTOSC to Stabilize	\mathcal{A}	Q.25	1	ms							

FIGURE 27-8: TIMERO AND TIMER1 EXTERNAL CLOCK TIMINGS



Param. No.	Symbol		Characterist	ic	Min	Max	Units	Conditions
40	Tt0H	T0CKI High P	ulse Width	No prescaler	0.5 Tcy + 20	_	ns	
				With prescaler	10	_	ns	\wedge
41	Tt0L	T0CKI Low P	ulse Width	No prescaler	0.5 Tcy + 20	—/	/ns)	
			\ \		10	$ \prec $	ns	
42	Tt0P	T0CKI Period		No prescaler	Tcy + 10	—	ns <	
				With prescaler	Greater of: 20 ns or	1/1	nŝ	N = prescale value
			1		(Tcy + 40)/N	\searrow	\sim	(1, 2, 4,, 256)
45	Tt1H	TxCKI High	Synchronous, n	o prescaler	0.5 Tcy + 20	\lor	٦nś	-
	Time Synchronous, with prescaler			10	$\backslash \neg$	ns		
			Asynchronous			\downarrow	ns	
46	Tt1L	TxCKI Low	Synchronous, n	io prescaler <	0.5 TCY + 5	>-	ns	
		Time	Synchronous, with prescaler	\langle	10	_	ns	
			Asynchronous	\land	30	—	ns	
47	Tt1P	TxCKI Input Period	Synchronous		Greater of: 20 ns or (Tcy + 40)/N	—	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60	_	ns	
	Ft1	TxCKI Clock	Input Frequency F	Range	DC	50	kHz	
48	Tcke2tmrl	Delay from Ex	ternal TxCKI Clo	ck Edge to Timer	2 Tosc	7 Tosc	—	






 \wedge

Param . No.	Symbol	с	haracteristic	Min	Мах	Units	Conditions
50	TccL	CCPx Input Low	No prescaler	0.5 TCY + 20	—	ns	
		Time	With prescaler	10	-/	PIS	
51	TccH CCPx Input	No prescaler	0.5 TCY + 20		/ns		
		High Time	With prescaler	10	_	ns	>
52	TccP	CCPx Input Perio	od	<u>3 Tcy + 40</u> N		ns	N = prescale value (1, 4 or 16)
53	TccR	CCPx Output Fa	ll Time		25	ns	
54	TccF	CCPx Output Fa	II Time		25	ns	

-----_





Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK \downarrow or SCK \uparrow Input		Тсү	/	ns	\rightarrow
71	TscH	SCK Input High Time Continuous		1.25 Tcy + 30	//	ns /	
71A		(Slave mode)	Single Byte	40	Æ	∕ns−	(Note 1)
72	TscL	SCK Input Low Time Continuous		1.25 Tcy + 30	_	ns	
72A		(Slave mode)	Single Byte	40/		ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup Time of SDI Data Input	100	77	ns		
73A	Tb2b	Last Clock Edge of Byte 1 to th of Byte 2	e 1st Clock Edge	1.5 TCY + 40	<-	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to	SCK Edge	100	_	ns	
75	TdoR	SDO Data Output Rise Time	\land		25	ns	
76	TdoF	SDO Data Output Fall Time		$\overline{}$	25	ns	
78	TscR	SCK Output Rise Time (Master mode)		\sum	25	ns	
79	TscF	SCK Output Fall Time (Master	(mode)	∼	25	ns	
80	TscH2doV, TscL2doV	SDO Data Output Valid after S	CK Edge	_	50	ns	

OVE - -

Note 1: Requires the use of Parameter \$73A.

2: Only if Parameter #71A and #72A are used.

EXAMPLE SPI MASTER MODE TIMING (CKE = 1) FIGURE 27-11:





TABLE	27-14: EX/	AMPLE SPI MODE REQUIF	REMENTS (MAST	TER MODE, CH	(E = 1	L)	\land
Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
71	TscH	SCK Input High Time	SCK Input High Time Continuous			ns	
71A		(Slave mode)	Single Byte	40	\neg	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30	/-/	pis 2	
72A		(Slave mode)	Single Byte	40	$\overline{\left\langle \cdot \right\rangle}$	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup Time of SDI Data Input	100	_	ns		
73A	Tb2b	Last Clock Edge of Byte 1 to to of Byte 2	1.5 Tcy + \$	/1	ns	(Note 2)	
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input t	o SCK Edge	100	$\langle -$	ns	
75	TdoR	SDO Data Output Rise Time	\sim	/ / /	25	ns	
76	TdoF	SDO Data Output Fall Time		$ \rightarrow $	25	ns	
78	TscR	SCK Output Rise Time (Master mode)	$\langle \rangle$	_	25	ns	
79	TscF	SCK Output Fall Time (Maste	r møde)		25	ns	
80	TscH2doV, TscL2doV	SDO Data Output Valid after S	SCK Edge	> -	50	ns	
81	TdoV2scH, TdoV2scL	SDO Data Output Setup to S	KEdge	Тсү		ns	

TABLE 27-14:	EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)	
--------------	--	--

Note 1: Requires the use of Parameter #73A

2: Only if Parameter #71A and #72A are used.

EXAMPLE SPI SLAVE MODE TIMING (CKE = 0) **FIGURE 27-12:**




Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK \downarrow or SCK \uparrow Input		Тсү		ns	\searrow
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	\square) nis	
71A		(Slave mode)	Single Byte	40 <	$\overline{\checkmark}$	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30	<u> </u>	ns	
72A		(Slave mode)	Single Byte	<u>40</u>	\geq	nş	(Note 1)
73	TdiV2scH, TdiV2scL	Setup Time of SDI Data Input to SCK Edge		100	1/	ns	
73A	Tb2b	Last Clock Edge of Byte 1 to the First Clock Edge	1.5 TCY + 40	\geq	ns	(Note 2)	
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to SCK Edge	\langle	100		ns	
75	TdoR	SDO Data Output Rise Time			25	ns	
76	TdoF	SDO Data Output Fall Time		\rightarrow	25	ns	
77	TssH2doZ	SS↑ to SDO Output High-Impedance	$\overline{)}$	10	50	ns	
78	TscR	SCK Output Rise Time (Master mode)	$\overline{\ }$	> -	25	ns	
79	TscF	SCK Output Fall Time (Master mode)		<u> </u>	25	ns	
80	TscH2doV, TscL2doV	SDO Data Output Valid after SCK Edge	\mathbb{N}	—	50	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5 Tcy + 40	—	ns	

TABLE 27-15: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)

Note 1: Requires the use of Parameter #73A.

2: Only if Parameter #71A and #72A are used

FIGURE 27-13: EXAMPLE SPI SLAVE MODE TIMING (CKE = 1)




Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK \downarrow or SCK \uparrow Input		Тсү	-	ns	\sum
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	$\left \right $	hs	
71A		(Slave mode)	Single Byte	40 <		ns	(Note 1)
72	TscL	SCK Input Low Time			$\langle -\langle$	ns	1
72A		(Slave mode)	Single Byte	<u>40</u>	\nearrow	ns	(Note 1)
73A	Tb2b	Last Clock Edge of Byte 1 to the First Clo	1.5 TCY + 40		√ns	(Note 2)	
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to SCK Ed	ge	100	$ \rightarrow $	ns	
75	TdoR	SDO Data Output Rise Time	\wedge	$ \neq \langle$	25	ns	
76	TdoF	SDO Data Output Fall Time		$\langle - \rangle$	25	ns	
77	TssH2doZ	SS↑ to SDO Output High-Impedance		10	50	ns	
78	TscR	SCK Output Rise Time (Master mode)		\rightarrow	25	ns	
79	TscF	SCK Output Fall Time (Master mode)		> -	25	ns	
80	TscH2doV, TscL2doV	SDO Data Output Valid after SCK Edge		_	50	ns	
82	TssL2doV	SDO Data Output Valid after SS ↓Edge		_	50	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK Edge	$\overline{\langle \rangle \rangle}$	1.5 Tcy + 40	_	ns	

IADLE 27-10: EXAMPLE OPI OLAVE MUDE REQUIREMENTO (URE = 1)	TABLE 27-16:	EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1	
--	--------------	--	---------	--

Note 1: Requires the use of Parameter #73A. Only if Parameter #71A and #72A are used. 2:






Param. No.	Symbol	Charact	eristic	Min	Max	Units	Conditions
90	TSU:STA	Start Condition	100 kHz mode	4700		ns	Only relevant for Repeated
		Setup Time	400 kHz mode	600	_		Start condition
91	THD:STA	Start Condition	100 kHz mode	4000	_	ns	After this period, the first
		Hold Time	400 kHz mode	600			clock pulse is generated
92	Tsu:sto	Stop Condition	100 kHz mode	4700		ns	
		Setup Time	400 kHz mode	600	_		\searrow
93	THD:STO	Stop Condition	100 kHz mode	4000	_	ns	
		Hold Time	400 kHz mode	600	—	$] \setminus \vee$	

.

I²C[™] BUS DATA TIMING FIGURE 27-15:



Note: Refer to Figure 27-3 for load conditions

Param. No.	Symbol	Charact	eristic	Min	Мах	Units	Conditions
100	Тнідн	Clock High Time	100 kHz mode	4.0		μs	Must operate at a minimum of 1,5 MHz
			400 kHz mode	0.6	_	μS	Must operate at a minimum of 10 MHz
			SSP Module	1.5 Tcy	_		
101	TLOW	Clock Low Time	100 kHz mode	4.7	_	× s	Must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3		μ	Must operate at a minimum of 10 MHz
			SSP Module	1.5 TCY	$\langle /$		
102	TR	SDA and SCL Rise	100 kHz mode	—	1000	∖ns ∖	
		Time	400 kHz mode	20 + 0.1 CB	300	s ns	CB is specified to be from 10 to 400 pF
103	TF	SDA and SCL Fall	100 kHz mode	$\langle - \rangle$	300	ns	
		Time	400 kHz mode	20 + 0.1 CB	300/	ns	CB is specified to be from 10 to 400 pF
90	TSU:STA	Start Condition	100 kHz mode	4.7	\sim _	μS	Only relevant for Repeated
		Setup Time	400 kHz mode	0.6		μS	Start condition
91	THD:STA	Start Condition	100 kHz mode	4.0	—	μS	After this period, the first
		Hold Time	400 kHz mode	0.6		μS	clock pulse is generated
106	THD:DA	Data Input Hold	100 kHz mode	V 0	—	ns	
	Т	Time	400 kHz mode	0	0.9	μS	
107	TSU:DAT	Data Input Setup	100 kHz mode	250	_	ns	(Note 2)
		Time	400 kHz mode	100	_	ns	
92	Tsu:sto	Stop Condition	100 kHz/mode	4.7	—	μS	
		Setup Time	400 kHz mode	0.6		μS	
109	ΤΑΑ	Output Valid from	∕100 kHz mode	_	3500	ns	(Note 1)
		Clock	400 kHz mode		—	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	—	μS	Time the bus must be free
			400 kHz mode	1.3	—	μS	before a new transmission can start
D102	CB	Bus Capacitive Load	ding	_	400	pF	

TABLE 27-18:	I ² C™ BUS DATA REQUIREMENTS (SLAVE MODE)
--------------	--

As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region Note/1: (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions. **≥**:∕

A/fast mode I²C bus device can be used in a standard mode I²C bus system but the requirement, $f_{SU:DAT} \ge 250$ ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the standard mode I²C bus specification), before the SCL line is released.







	TABLE 27-19:	MASTER SSP I ² C™ BUS START/STOP B	ITS REQUIREMENTS
--	--------------	---	------------------

Param. No.	Symbol	Characte	ristic	Min	, Max	Units	Conditions
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)		ns	Only relevant for
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	—		Repeated Start
			1 MHz mode (1)	2(Tosc)(BRG + 1)	_		condition
91	THD:STA	Start Condition	100 kHz mode	2(Toso)(BRG + 1)	—	ns	After this period, the
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	—		first clock pulse is
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		generated
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)			
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		
93	THD:STO	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_		
		$ \langle \vee / \rangle$	→ MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		

Note 1: Maximum pin capacitance = 10 pF for all I^2C pins.



Λ

Param. No.	Symbol	Charac	teristic	Min	Max	Units	Conditions
100	Тнідн	Clock High Time	100 kHz mode	2(Tosc)(BRG + 1)		ms	\sim
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
101	TLOW	Clock Low Time	100 kHz mode	2(Tosc)(BRG + 1)	—	ms	
		400 kHz mode	2(Tosc)(BRG + 1)	_	ms		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)		ms	\sim
102	Tr	SDA and SCL	100 kHz mode	_	1000	Ths,	CB is specified to be
		Rise Time	400 kHz mode	20 + 0.1 Св	300 \	ns /	from
			1 MHz mode ⁽¹⁾	-	300	\ ns	10 to 400 pF
103	TF	SDA and SCL	100 kHz mode	_ \	300	ns	CB is specified to be
		Fall Time	400 kHz mode	20 + 0 1 CB	-300	ns	from
			1 MHz mode ⁽¹⁾	7/-^	100-	ns	10 to 400 pF
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	/-	ms	Only relevant for
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	\searrow	ms	Repeated Start
			1 MHz mode ⁽¹⁾	(2(Tose)(BRG+1))	—	ms	condition
91		Start Condition	100 kHz mode	2(TO\$@)(BRG + 1)	_	ms	After this period, the first
		Hold Time	400 kHz mode	2(10sc)(BRG + 1)	_	ms	clock pulse is generated
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	—	ms	
106	THD:DAT	Data Input	100 kHz mode	0	_	ns	
		Hold Time	400 kHz mode	0	0.9	ms	
107	TSU:DAT	Data Input	100 kHz mode	250	—	ns	(Note 2)
		Setup Time	400 kHz mode	100	—	ns	
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	—	ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	—	ms	
109	ΤΑΑ	Output Valid	100 kHz mode	—	3500	ns	
		from Clock	400 kHz mode	—	1000	ns	
		$h \rightarrow \times$	1 MHz mode ⁽¹⁾	—	—	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7		ms	Time the bus must be
	$\sum_{i=1}^{n}$		400 kHz mode	1.3	_	ms	free before a new trans- mission can start
D102 /	CB)	Bus Capacitive L	bading	_	400	pF	

Note 1: Maximum pin capacitance = 10 pF for all I²C pins.

A fast mode I²C bus device can be used in a standard mode I²C bus system, but parameter $107 \ge 250$ ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the 2: SC/signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, parameter 102 + parameter 107 = 1000 + 250 = 1250 ns (for 100 kHz mode), before the SCL line is released.




TABLE 27-21: EUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE) Clock High to Data Out Valid		40	ns	
121	Tckrf	Clock Out Rise Time and Fall Time (Master mode)	<u> </u>	20	ns	
122	Tdtrf	Data Out Rise Time and Fall Time	/ / -	20	ns	

FIGURE 27-19: EUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 27-22: EUSART SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
125	TdtV2ck	SYNC RCV (MASTER & SLAVE) Qata Setup before CK \downarrow (DT setup time)	10		ns	
126	TekL 2dtl	Data Hold after CK \downarrow (DT hold time)	15		ns	
	ζ					

Param . No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
A01	NR	Resolution	_		10	bits	_40°C to +85°C, ∆VRĘF ≥ 2.0V
A03	EIL	Integral Linearity Error	—	±0.5	—	LSK	-40° <u>C to +85</u> °C, ∆VREF ≥ 2.0V
A04	Edl	Differential Linearity Error	—	±0.4	_	LSb	-40°C to +85°C, ∆VREF ≥ 2.0V
A06	EOFF	Offset Error	—	0.4		' ⊦s b ∕ ∕	-40°C to +85°C, ≱VREF ≥ 2.0V
A07	Egn	Gain Error	—	0.3		/LSb	-40°C to +85°C, ∆VREF ≥ 2.0V
A08	ETOTL	Total Error	—	1		LSb	-40°C to +85°C, $\Delta VREF \ge 2.0V$
A20	ΔVREF	Reference Voltage Range (VREFH – VREFL)	1.8 2.0			V V	Absolute Minimum Minimum for 1LSb Accuracy
A21	VREFH	Reference Voltage High	XDD/2	$\langle - \rangle$	VDD + 0.3	V	
A22	Vrefl	Reference Voltage Low	VSS - Q.3X	$\overline{}$	Vdd/2	V	
A25	VAIN	Analog Input Voltage	VREFL	\sum	Vrefh	V	
A30	ZAIN	Recommended Impedance of Analog Voltage Source			3	kΩ	-40°C to +85°C

Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

VREFH current is from RA3/AN3/VREF+ pin or VDD, whichever is selected as the VREFH source. 2: VREFL current is from RA2/AN2/VREF-/CVREF pin or VSS, whichever is selected as the VREFL source.




FIGURE 27-20: A/D CONVERSION TIMING

Param. No.	Symbol	Characteristic	Min	Мах	Units	Conditions
130	TAD	A/D Clock Period	0.7	25.0 ⁽¹⁾	μS	Tosc based, -40°C to +85°C
			0.7	4.0 ⁽¹⁾	$^{\mu s}$ <	Tosc based, +85℃ to +125°C
			1.0	4.0	μS	FRC mode, VDD≥2.0V
131	TCNV	Conversion Time (not including acquisition time) (Note 2)	12	12	TAD /	
132	TACQ	Acquisition Time (Note 3)	1.4	_ /	hus /	V∂₽ =∕3V, Rs = 50Ω
135	Tswc	Switching Time from Convert \rightarrow Sample	_	(Note 4)	$\langle \langle \rangle$	Y
136	TDIS	Discharge Time	2	2	TAD \	

Legend: TBD = To Be Determined

Note 1: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

2: ADRES register may be read on the following TCY cycle.

3: The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDØ). The source impedance (Rs) on the input channels is 50 Ω .

4: On the following cycle of the device clock.

Λ

28.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES


Graphs and tables are not available at this time.

NOTES:

29.0 PACKAGING INFORMATION

29.1 Package Marking Information

28-Lead PDIP



Example



28-Lead SOIC (7.50 mm)



Example



28-Lead SSOP

Example





Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
	be carried	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available of or customer-specific information.

© 2010 Microchip Technology Inc.

Package Marking Information (Continued)







28-Lead UQFN




40-Lead PDIP



44-Lead QFN



44-Lead TQFP



Example



Example



Example



Example



Example




29.2 Package Details

The following sections give the technical details of the packages.

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimensio	on Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е	.100 BSC		
Top to Seating Plane	А	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	с	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	_	_	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

28-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





AAAAA

	Units	MILLIMETERS			
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N	28			
Pitch	e		1.27 BSC		
Overall Height	А	-	-	2.65	
Molded Package Thickness	A2	2.05	-	-	
Standoff §	A1	0.10	_	0.30	
Overall Width	E	10.30 BSC			
Molded Package Width E1 7.50 BSC		7.50 BSC			
Overall Length	D	17.90 BSC			
Chamfer (optional)	h	0.25	-	0.75	
Foot Length	L	0.40	-	1.27	
Footprint	L1	1.40 REF			
Foot Angle Top	φ	0°	-	8°	
Lead Thickness	С	0.18	-	0.33	
Lead Width	b	0.31	_	0.51	
Mold Draft Angle Top	α	5°	_	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

Α1

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B



Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimensio	Dimension Limits		NOM	MAX	
Number of Pins	Ν	28			
Pitch	е	0.65 BSC			
Overall Height	Α	-	-	2.00	
Molded Package Thickness	A2	1.65	1.75	1.85	
Standoff	A1	0.05	-	-	
Overall Width	Е	7.40	7.80	8.20	
Molded Package Width	E1	5.00	5.30	5.60	
Overall Length	D	9.90	10.20	10.50	
Foot Length	L	0.55	0.75	0.95	
Footprint	L1	1.25 REF			
Lead Thickness	с	0.09	-	0.25	
Foot Angle	φ	0°	4°	8°	
Lead Width	b	0.22	_	0.38	


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			MILLIMETERS			
Dimens	Dimension Limits		NOM	MAX			
Number of Pins	Ν	28					
Pitch	е		0.65 BSC				
Overall Height	А	0.80	0.90	1.00			
Standoff	A1	0.00	0.02	0.05			
Contact Thickness	A3	0.20 REF					
Overall Width E		6.00 BSC					
Exposed Pad Width	E2	3.65	3.70	4.20			
Overall Length	D		6.00 BSC				
Exposed Pad Length	D2	3.65	3.70	4.20			
Contact Width	b	0.23	0.30	0.35			
Contact Length	L	0.50	0.55	0.70			
Contact-to-Exposed Pad	К	0.20	-	-			

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIM	ETERS
Dimensior	ı Limits	MIN NOM M		MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			4.25
Optional Center Pad Length	T2			4.25
Contact Pad Spacing	C1		5.70	
Contact Pad Spacing	C2		5.70	
Contact Pad Width (X28)	X1			0.37
Contact Pad Length (X28)	Y1			1.00
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2105A

28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 4x4x0.5 mm Body [UQFN]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-152A Sheet 1 of 2

28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 4x4x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	Ν	IILLIMETER	S
Dimensior	n Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		0.40 BSC	
Overall Height	Α	0.45	0.50	0.55
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.127 REF		
Overall Width	E		4.00 BSC	
Exposed Pad Width	E2	2.55	2.65	2.75
Overall Length	D		4.00 BSC	
Exposed Pad Length	D2	2.55	2.65	2.75
Contact Width	b	0.15	0.20	0.25
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	К	0.20	-	-

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-152A Sheet 2 of 2

40-Lead Plastic Dual In-Line (P) – 600 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimensior	n Limits	MIN	NOM	MAX
Number of Pins	Ν		40	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.250
Molded Package Thickness	A2	.125	-	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.590	-	.625
Molded Package Width	E1	.485	-	.580
Overall Length	D	1.980	-	2.095
Tip to Seating Plane	L	.115	-	.200
Lead Thickness	с	.008	-	.015
Upper Lead Width	b1	.030	_	.070
Lower Lead Width	b	.014	-	.023
Overall Row Spacing §	eB	_	-	.700

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-016B

44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIM	ETERS
Dimensio	n Limits	MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			6.80
Optional Center Pad Length	T2			6.80
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Width (X44)	X1			0.35
Contact Pad Length (X44)	Y1			0.80
Distance Between Pads	G	0.25		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103A

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	MILLIM	ETERS	_
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.80 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076A

APPENDIX A: REVISION HISTORY

Revision A (February 2010)

Initial release of this document.

Revision B (April 2010)

Updated Figures 2-4, 12-1 and 18-2; Updated Registers 2-2, 10-4, 10-5, 10-7, 17-2, 24-1 and 24-5; Updated Sections 10.3.2, 18.8.4, Synchronizing Comparator Output to Timer1; Updated Sections 27.2, 27-3, 27-4, 27-5, 27-6, 27-7 and 27-9; Updated Tables 27-2, 27-3, 27-4 and 27-7; Other minor corrections.

APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table B-1.

TABLE B-1: DEVICE DIFFERENCES

Features ⁽¹⁾	PIC18F23K22 PIC18LF23K22	PIC18F24K22 PIC18LF24K22	PIC18F25K22 PIC18LF25K22	PIC18F26K22 PIC18LF26K22	PIC18F43K22 PIC18LF43K22	PIC18F44K22 PIC18LF44K22	PIC18F45K22 PIC18LF45K22	PIC18F46K22 PIC18LF46K22
Program Memory (Bytes)	8192	16384	32768	65536	8192	16384	32768	65536
SRAM (Bytes)	512	768	1536	3896	512	768	1536	3896
EEPROM (Bytes)	256	256	256	1024	256	256	256	1024
Interrupt Sources	26	26	33	33	26	26	33	33
I/O Ports	Ports A, B, C, (E)	Ports A, B, C, (E)	Ports A, B, C, (E)	Ports A, B, C, (E)	Ports A, B, C, D, E			
Capture/Compare/PWM Modules (CCP)	2	2	2	2	2	2	2	2
Enhanced CCP Modules (ECCP) Full Bridge	1	1	1	1	2	2	2	2
ECCP Module Half Bridge	2	2	2	2	1	1	1	1
10-bit Analog-to-Digital Module	17 input channels	17 input channels	17 input channels	17 input channels	28 input channels	28 input channels	28 input channels	28 input channels
Packages	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin QFN 28-pin UQFN	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin QFN 28-pin UQFN	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin QFN	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin QFN	40-pin PDIP 44-pin TQFP 44-pin QFN			

Note 1: PIC18FXXK22: operating voltage, 1.8V-5.5V. PIC18LFXXK22: operating voltage, 1.8V-3.6V.

INDEX

Α

Analog Port Pins, Configuring	304
Associated Registers	304
Conversions	295
Converter Characteristics	459
Discharge	
Selecting and Configuring Acquisition Time	292
Absolute Maximum Ratings	
AC (Timing) Characteristics	
Load Conditions for Device Timing Specifications	
Parameter Symbology	
Temperature and Voltage Specifications	
Timing Conditions	
AC Characteristics	
Internal RC Accuracy	144
Access Bank	
Mapping with Indexed Literal Offset Mode	04
ACKSTAT	
ACKSTAT Status Flag	
5	
ADC	
Acquisition Requirements	
Block Diagram	
Calculating Acquisition Time	
Channel Selection	292
Configuration	292
Conversion Clock	293
Conversion Procedure	297
Internal Sampling Switch (RSS) IMPEDANCE	302
Interrupts	
Operation	
Operation During Sleep	
Port Configuration	
	202
Power Management	296
Power Management Reference Voltage (VREF)	296 292
Power Management Reference Voltage (VREF) Result Formatting	296 292 294
Power Management Reference Voltage (VREF) Result Formatting Source Impedance	296 292 294 302
Power Management Reference Voltage (VREF) Result Formatting Source Impedance Special Event Trigger	296 292 294 302 296
Power Management Reference Voltage (VREF) Result Formatting Source Impedance Special Event Trigger Starting an A/D Conversion	296 292 294 302 296 294
Power Management Reference Voltage (VREF) Result Formatting Source Impedance Special Event Trigger Starting an A/D Conversion ADCON0 Register	296 292 294 302 296 294 298
Power Management Reference Voltage (VREF) Result Formatting Source Impedance Special Event Trigger Starting an A/D Conversion ADCON0 Register ADCON1 Register	296 292 294 302 296 294 298 298
Power Management Reference Voltage (VREF) Result Formatting Source Impedance Special Event Trigger Starting an A/D Conversion ADCON0 Register	296 292 294 302 296 294 298 298
Power Management Reference Voltage (VREF) Result Formatting Source Impedance Special Event Trigger Starting an A/D Conversion ADCON0 Register ADCON1 Register	296 292 294 302 296 294 298 298 299 300
Power Management Reference Voltage (VREF)	296 292 294 302 296 294 298 298 299 300 410
Power Management Reference Voltage (VREF) Result Formatting Source Impedance Special Event Trigger Starting an A/D Conversion ADCON0 Register ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDLW	296 292 294 302 296 294 298 299 300 410 373 410
Power Management Reference Voltage (VREF)	296 292 294 302 296 294 298 299 300 410 373 410
Power Management Reference Voltage (VREF) Result Formatting Source Impedance Special Event Trigger Starting an A/D Conversion ADCON0 Register ADCON1 Register ADCON2 Register ADCON2 Register ADDFSR ADDLW ADDLW	296 292 294 302 296 294 298 299 300 410 373 410 373
Power Management	296 292 294 302 296 294 298 299 300 410 373 410 373 374
Power Management Reference Voltage (VREF) Result Formatting Source Impedance Special Event Trigger Starting an A/D Conversion ADCON0 Register ADCON1 Register ADCON2 Register ADDFSR ADDLW ADDULNK ADDWFC ADRSH Register (ADFM = 0)	296 292 294 302 296 294 298 299 300 410 373 374 3374 301
Power Management	296 292 294 302 296 294 298 299 300 410 373 374 301 301
Power Management Reference Voltage (VREF) Result Formatting Source Impedance Special Event Trigger Starting an A/D Conversion ADCON0 Register ADCON1 Register ADCON2 Register ADDLW ADDLW ADDULNK ADDWFC ADRESH Register (ADFM = 0) ADRESL Register (ADFM = 0) ADRESL Register (ADFM = 0)	296 292 294 302 296 294 298 299 300 410 373 373 410 373 374 301 301 301
Power Management Reference Voltage (VREF) Result Formatting Source Impedance Special Event Trigger Starting an A/D Conversion ADCON0 Register ADCON1 Register ADCON2 Register ADDFSR ADDLW ADDLW ADDWFC ADRESH Register (ADFM = 0) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1)	296 292 294 302 296 294 298 299 300 410 373 373 410 373 374 301 301 301
Power Management Reference Voltage (VREF) Result Formatting Source Impedance Special Event Trigger Starting an A/D Conversion ADCON0 Register ADCON1 Register ADCON1 Register ADCON2 Register ADDFSR ADDLW ADDULNK ADDWFC ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1)	296 292 294 302 296 294 298 299 300 410 373 373 410 373 374 301 301 301
Power Management Reference Voltage (VREF) Result Formatting Source Impedance Special Event Trigger Starting an A/D Conversion ADCON0 Register ADCON1 Register ADCON1 Register ADCON2 Register ADDFSR ADDLW ADDULNK ADDWFC ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1) Analog Input Connection Considerations Analog Input Converter. See ADC ADC	296 292 294 302 296 298 299 300 373 410 373 374 301 301 301 301 301 301
Power Management Reference Voltage (VREF) Result Formatting Source Impedance Special Event Trigger Starting an A/D Conversion ADCON0 Register ADCON1 Register ADCON1 Register ADCON2 Register ADDLW ADDLW ADDWFC ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1) Analog Input Connection Considerations Analog-to-Digital Converter. See ADC	296 292 294 302 296 294 298 299 300 410 373 373 410 373 301 301 301 301 301 301 301
Power Management Reference Voltage (VREF) Result Formatting Source Impedance Special Event Trigger Starting an A/D Conversion ADCON0 Register ADCON1 Register ADCON1 Register ADCON2 Register ADDLW ADDLW ADDWFC ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1) Analog Input Connection Considerations Analog-to-Digital Converter. See ADC ANDWF ANDWF	296 292 294 302 296 294 298 299 300 410 373 373 410 373 301 301 301 301 301 301 301
Power Management Reference Voltage (VREF) Result Formatting Source Impedance Special Event Trigger Starting an A/D Conversion ADCON0 Register ADCON1 Register ADCON1 Register ADCON2 Register ADDLW ADDLW ADDULNK ADDWFC ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 0) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1) Analog Input Connection Considerations ANDLW ANDLW ANDLW ANDLW	296 292 294 294 298 299 299 299 300 410 373 410 373 374 301 301 301 301 301 301 301 374 374 375
Power Management Reference Voltage (VREF) Result Formatting Source Impedance Special Event Trigger Starting an A/D Conversion ADCON0 Register ADCON1 Register ADCON1 Register ADCON2 Register ADDLW ADDLW ADDWFC ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1) Analog Input Connection Considerations Analog-to-Digital Converter. See ADC ANDWF ANDWF	296 292 294 294 298 299 299 299 300 410 373 410 373 374 301 301 301 301 301 301 301 374 374 375
Power Management Reference Voltage (VREF) Result Formatting Source Impedance Special Event Trigger Starting an A/D Conversion ADCON0 Register ADCON1 Register ADCON1 Register ADCON2 Register ADDLW ADDLW ADDULNK ADDWFC ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 0) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1) Analog Input Connection Considerations ANDLW ANDLW ANDLW ANDLW	296 292 294 294 298 299 299 299 300 410 373 410 373 374 301 301 301 301 301 301 301 374 374 375
Power Management Reference Voltage (VREF) Result Formatting Source Impedance Special Event Trigger Starting an A/D Conversion ADCON0 Register ADCON1 Register ADCON1 Register ADCON2 Register ADDLW ADDLW ADDWFC ADDWF ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1) Analog Input Connection Considerations Analog-to-Digital Converter. See ADC ANDWF ANDWF Assembler MPASM Assembler	296 292 294 302 296 294 298 299 300 410 373 374 301 301 301 301 301 301 301 301 301 301
Power Management Reference Voltage (VREF) Result Formatting Source Impedance Special Event Trigger Starting an A/D Conversion ADCON0 Register ADCON1 Register ADCON1 Register ADCON2 Register ADDLW ADDLW ADDULNK ADDWFC ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1) Analog Input Connection Considerations Analog Input Connection Considerations Analog-to-Digital Converter. See ADC ANDWF ASsembler ASsembler MPASM Assembler Assembler	296 292 294 302 296 294 298 299 300 410 373 410 373 374 301 301 301 301 301 301 301 301 301 301
Power Management Reference Voltage (VREF) Result Formatting Source Impedance Special Event Trigger Starting an A/D Conversion ADCON0 Register ADCON1 Register ADCON1 Register ADCON2 Register ADDLW ADDLW ADDULNK ADDWF ADDWF ADDWF ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1) Analog Input Connection Considerations Analog Input Connection Considerations Analog-to-Digital Converter. See ADC ANDWF ASsembler Bank Select Register (BSR) BAUDCON Register	296 292 294 302 294 298 299 300 410 373 374 301 371 301 301 374 375 418 .76 274
Power Management Reference Voltage (VREF) Result Formatting Source Impedance Special Event Trigger Starting an A/D Conversion ADCON0 Register ADCON1 Register ADCON1 Register ADCON2 Register ADDLW ADDLW ADDULNK ADDWFC ADRESH Register (ADFM = 0) ADRESH Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1) ADRESL Register (ADFM = 1) Analog Input Connection Considerations Analog Input Connection Considerations Analog-to-Digital Converter. See ADC ANDWF ASsembler ASsembler MPASM Assembler Assembler	296 292 294 302 294 298 299 300 410 373 374 301 301 301 301 301 301 301 374 301 301 375 418 .76 274 375

BF	
BF Status Flag	. 242, 244
Block Diagrams	
(CCP) Capture Mode Operation	
ADC	
ADC Transfer Function	303
Analog Input Model	-
CCP PWM	184
Comparator 1	306
Compare	181
Crystal Operation	35
CTMU	
CTMU Current Source Calibration Circuit	320
CTMU Typical Connections and Internal	
Configuration for Pulse Delay Generation	n 328
CTMU Typical Connections and Internal	
Configuration for Time Measurement	327
Digital-to-Analog Converter (DAC)	
EUSART Receive	
EUSART Transmit	
External POR Circuit (Slow VDD Power-up)	
External RC Mode	
Fail-Safe Clock Monitor (FSCM)	
Generic I/O Port	
High/Low-Voltage Detect with External Input .	
Interrupt Logic	
On-Chip Reset Circuit	
PIC18F46K22	
PWM (Enhanced)	188
Reads from Flash Program Memory	
Resonator Operation	
Table Read Operation	
Table Write Operation	
Table Writes to Flash Program Memory	
Timer0 in 16-Bit Mode	
Timer0 in 8-Bit Mode	
Timer1	
Timer1 Gate 167	
Timer 2/4/6	
Voltage Reference	
Voltage Reference Output Buffer Example	
Watchdog Timer	
BN	
BNC	
BNN	
BNOV	378
BNZ	378
BOR. See Brown-out Reset.	
BOV	381
BRA	379
Break Character (12-bit) Transmit and Receive	282
Brown-out Reset (BOR)	62
Detecting	
Disabling in Sleep Mode	62
Minimum Enable Time	
Software Enabled	
BSF	
BTFSC	
BTFSC	
BTFSS	
BZ	
С	
-	
C Compilers MPLAB C18	440
CALL	

CALLW	
Capture Module. See Enhanced Capture/Compare/ PWM(ECCP)	
Capture/Compare/PWM	
Capture/Compare/PWM (CCP) Associated Registers w/ Capture 179, 180,	183, 187,
201	
Associated Registers w/ Compare Associated Registers w/ PWM	
Capture Mode	
CCPx Pin Configuration	
Compare Mode	
CCPx Pin Configuration	
Software Interrupt Mode	. 178, 181
Special Event Trigger	
Timer1 Mode Resource	
Prescaler	
PWM Mode	
Duty Cycle	
Effects of Reset	
Example PWM Frequencies and	
Resolutions, 20 MHZ	186
Example PWM Frequencies and	
Resolutions, 32 MHZ	
Example PWM Frequencies and	400
Resolutions, 8 MHz	
Operation in Sleep Mode	
Resolution	
System Clock Frequency Changes	
PWM Operation	
PWM Overview	
PWM Period PWM Setup	
CCPTMRS0 Register	
CCPTMRS1 Register	
CCPxCON (ECCPx) Register	
Clock Accuracy with Asynchronous Operation	
Clock Sources	
External Modes	34
EC	
HS	
LP	
OST	
RC	
XT	
Internal Modes	
Frequency Selection	
INTOSC	
INTOSCIO	
LFINTOSC	
Selecting the 31 kHz Source	
Selection Using OSCCON Register	
Clock Switching	
CLRF	
CLRWDT	
CM1CON0 Register	
CM2CON0 Register	
CM2CON1 Register Code Examples	
16 x 16 Signed Multiply Routine	110
16 x 16 Unsigned Multiply Routine	
8 x 8 Signed Multiply Routine	
8 x 8 Unsigned Multiply Routine	
A/D Conversion	
Capacitance Calibration Routine	
·····	

Capacitive Touch Switch Routine
Changing Between Capture Prescalers 179
Clearing RAM Using Indirect Addressing
Computed GOTO Using an Offset Value
Current Calibration Routine 322
Data EEPROM Read 107
Data EEPROM Refresh Routine 108
Data EEPROM Write 107
Erasing a Flash Program Memory Row 100
Fast Register Stack73
Initializing PORTA 133
Initializing PORTB 138
Initializing PORTC142
Initializing PORTD146
Initializing PORTE 149
Reading a Flash Program Memory Word
Saving Status, WREG and BSR Registers
in RAM
Setup for CTMU Calibration Routines
Writing to Flash Program Memory 102–103
Code Protection
COMF
Comparator
Associated Registers
Operation
Operation During Sleep
Response Time
Comparator Module
C1 Output State Versus Input Conditions
Comparator Specifications
Comparator Voltage Reference (CVREF)
Effects of a Reset
Comparator Voltage Reference (CVREF)
Response Time
Response Time
Response Time
Response Time 307 Comparators 20UT as T1 Gate C2OUT as T1 Gate 164 Effects of a Reset 309
Response Time 307 Comparators 164 Effects of a Reset 309 Compare Module. See Enhanced Capture/Compare/
Response Time
Response Time 307 Comparators 164 Effects of a Reset 309 Compare Module. See Enhanced Capture/Compare/
Response Time
Response Time 307 Comparators 164 C2OUT as T1 Gate 164 Effects of a Reset 309 Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO 73
Response Time 307 Comparators 164 C2OUT as T1 Gate 164 Effects of a Reset 309 Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO 73 CONFIG1H Register 351
Response Time 307 Comparators 164 C2OUT as T1 Gate 164 Effects of a Reset 309 Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO 73 CONFIG1H Register 351 CONFIG2H Register 353
Response Time 307 Comparators 164 C2OUT as T1 Gate 164 Effects of a Reset 309 Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO 73 CONFIG1H Register 351 CONFIG2H Register 353 CONFIG2L Register 352
Response Time 307 Comparators 164 C2OUT as T1 Gate 164 Effects of a Reset 309 Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO 73 CONFIG1H Register 351 CONFIG2H Register 353 CONFIG2L Register 352 CONFIG3H Register 354 CONFIG4L Register 355
Response Time 307 Comparators 164 C2OUT as T1 Gate 164 Effects of a Reset 309 Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO 73 CONFIG1H Register 351 CONFIG2H Register 353 CONFIG2L Register 352 CONFIG3H Register 354
Response Time 307 Comparators 164 C2OUT as T1 Gate 164 Effects of a Reset 309 Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO 73 CONFIG1H Register 351 CONFIG2H Register 353 CONFIG2L Register 352 CONFIG3H Register 354 CONFIG4L Register 355 CONFIG5H Register 356 CONFIG5L Register 355
Response Time 307 Comparators 164 C2OUT as T1 Gate 164 Effects of a Reset 309 Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO 73 CONFIG1H Register 351 CONFIG2H Register 353 CONFIG2L Register 352 CONFIG3H Register 354 CONFIG4L Register 355 CONFIG5H Register 356 CONFIG5L Register 355 CONFIG6H Register 355
Response Time 307 Comparators 164 C2OUT as T1 Gate 164 Effects of a Reset 309 Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO 73 CONFIG1H Register 351 CONFIG2H Register 353 CONFIG2L Register 352 CONFIG3H Register 354 CONFIG4L Register 355 CONFIG5H Register 356 CONFIG5L Register 355 CONFIG6H Register 357 CONFIG6L Register 357
Response Time 307 Comparators 164 Effects of a Reset 309 Compare Module. See Enhanced Capture/Compare/ PWM (ECCP) Computed GOTO 73 CONFIG1H Register 351 CONFIG2H Register 353 CONFIG2L Register 352 CONFIG3H Register 354 CONFIG4L Register 355 CONFIG5H Register 355 CONFIG5L Register 355 CONFIG6H Register 356 CONFIG6H Register 356 CONFIG6H Register 356 CONFIG6H Register 356 CONFIG6H Register 356
Response Time307Comparators164Effects of a Reset309Compare Module. See Enhanced Capture/Compare/ PWM (ECCP)73Computed GOTO73CONFIG1H Register351CONFIG2H Register353CONFIG2L Register352CONFIG3H Register354CONFIG5H Register355CONFIG5H Register355CONFIG5H Register356CONFIG5H Register355CONFIG5H Register355CONFIG5H Register355CONFIG5H Register355CONFIG5H Register355CONFIG6H Register355CONFIG6H Register356CONFIG6H Register356CONFIG7H Register358CONFIG7H Register358CONFIG7H Register357
Response Time307Comparators164Effects of a Reset309Compare Module. See Enhanced Capture/Compare/ PWM (ECCP)73Computed GOTO73CONFIG1H Register351CONFIG2H Register353CONFIG2L Register352CONFIG3H Register354CONFIG4L Register355CONFIG5H Register355CONFIG5H Register356CONFIG5H Register355CONFIG5H Register355CONFIG5L Register355CONFIG5L Register355CONFIG6H Register355CONFIG6H Register355CONFIG6L Register356CONFIG7H Register358CONFIG7H Register358CONFIG7L Register357Configuration Bits349
Response Time307Comparators164Effects of a Reset309Compare Module. See Enhanced Capture/Compare/ PWM (ECCP)73Computed GOTO73CONFIG1H Register351CONFIG2H Register353CONFIG2L Register352CONFIG3H Register354CONFIG4L Register355CONFIG5H Register355CONFIG5H Register356CONFIG5H Register355CONFIG5H Register355CONFIG5H Register355CONFIG5H Register355CONFIG5H Register355CONFIG6H Register355CONFIG6H Register357CONFIG7H Register358CONFIG7H Register358CONFIG7L Register357Configuration Bits349Configuration Register Protection365
Response Time307ComparatorsC2OUT as T1 Gate164Effects of a Reset309Compare Module. See Enhanced Capture/Compare/ PWM (ECCP)73ConFIG1H Register351CONFIG2H Register353CONFIG2L Register352CONFIG3H Register354CONFIG4L Register355CONFIG5H Register355CONFIG5H Register356CONFIG5H Register355CONFIG5H Register355CONFIG5L Register355CONFIG5L Register355CONFIG6H Register355CONFIG6H Register357CONFIG6L Register356CONFIG7H Register358CONFIG7H Register358CONFIG7L Register357Configuration Bits349Configuration Register Protection365Context Saving During Interrupts131
Response Time307Comparators164Effects of a Reset309Compare Module. See Enhanced Capture/Compare/ PWM (ECCP)73Computed GOTO73CONFIG1H Register351CONFIG2H Register353CONFIG2L Register352CONFIG3H Register354CONFIG4L Register355CONFIG5H Register355CONFIG5H Register356CONFIG5H Register355CONFIG5H Register355CONFIG5H Register355CONFIG5L Register355CONFIG6H Register355CONFIG6H Register357CONFIG7H Register358CONFIG7H Register358CONFIG7L Register357Configuration Bits349Configuration Register Protection365Context Saving During Interrupts131CPFSEQ384
Response Time307Comparators164Effects of a Reset309Compare Module. See Enhanced Capture/Compare/ PWM (ECCP)73Computed GOTO73CONFIG1H Register351CONFIG2H Register353CONFIG2L Register352CONFIG3H Register354CONFIG4L Register355CONFIG5H Register355CONFIG5H Register355CONFIG5L Register355CONFIG5L Register355CONFIG5L Register355CONFIG6H Register355CONFIG6L Register356CONFIG7H Register357CONFIG7H Register358CONFIG7L Register357Configuration Bits349Configuration Register Protection365Context Saving During Interrupts131CPFSEQ384CPFSGT385
Response Time307Comparators164Effects of a Reset309Compare Module. See Enhanced Capture/Compare/ PWM (ECCP)73Computed GOTO73CONFIG1H Register351CONFIG2H Register353CONFIG2L Register352CONFIG3H Register354CONFIG4L Register355CONFIG5H Register355CONFIG5H Register356CONFIG5H Register355CONFIG5L Register355CONFIG5L Register355CONFIG6H Register355CONFIG6H Register356CONFIG7H Register357CONFIG7H Register358CONFIG7L Register357Configuration Bits349Configuration Register Protection365Context Saving During Interrupts131CPFSEQ384CPFSLT385
Response Time307Comparators164Effects of a Reset309Compare Module. See Enhanced Capture/Compare/ PWM (ECCP)73Computed GOTO73CONFIG1H Register351CONFIG2H Register353CONFIG2L Register352CONFIG3H Register355CONFIG4L Register355CONFIG5H Register356CONFIG5L Register355CONFIG5L Register355CONFIG6H Register356CONFIG6L Register356CONFIG7H Register356CONFIG7H Register356CONFIG7L Register356CONFIG7L Register357Configuration Register Protection365Context Saving During Interrupts131CPFSEQ384CPFSGT385CTMU385
Response Time307Comparators164Effects of a Reset309Compare Module. See Enhanced Capture/Compare/ PWM (ECCP)73Computed GOTO73CONFIG1H Register351CONFIG2H Register353CONFIG2H Register352CONFIG3H Register355CONFIG4L Register355CONFIG5H Register356CONFIG5L Register355CONFIG5L Register355CONFIG5L Register355CONFIG6H Register356CONFIG7H Register356CONFIG7H Register356CONFIG7L Register356CONFIG7L Register356CONFIG7L Register Protection365Context Saving During Interrupts131CPFSEQ384CPFSLT385CTMUAssociated Registers331
Response Time307Comparators164Effects of a Reset309Compare Module. See Enhanced Capture/Compare/ PWM (ECCP)73Computed GOTO73CONFIG1H Register351CONFIG2H Register353CONFIG2L Register352CONFIG3H Register355CONFIG4L Register355CONFIG5H Register356CONFIG5H Register355CONFIG5L Register355CONFIG5L Register355CONFIG5L Register356CONFIG6L Register357CONFIG7L Register358CONFIG7L Register Protection365Configuration Bits349Configuration Register Protection365CONFIG7L Register357Configuration Register Protection365CONFIG7L Register336CPFSEQ384CPFSEQ384CPFSET385CTMUAssociated Registers331Calibrating320
Response Time307Comparators164Effects of a Reset309Compare Module. See Enhanced Capture/Compare/ PWM (ECCP)73Computed GOTO73CONFIG1H Register351CONFIG2H Register353CONFIG2H Register352CONFIG3H Register354CONFIG4L Register355CONFIG5H Register356CONFIG5H Register355CONFIG5L Register355CONFIG5L Register355CONFIG6H Register356CONFIG7H Register356CONFIG7H Register356CONFIG7L Register356CONFIG7L Register357Configuration Bits349Configuration Register Protection365Context Saving During Interrupts131CPFSEQ384CPFSLT385CTMUAssociated Registers331Calibrating320Creating a Delay with328
Response Time307Comparators164Effects of a Reset309Compare Module. See Enhanced Capture/Compare/ PWM (ECCP)73Computed GOTO73CONFIG1H Register351CONFIG2H Register353CONFIG2L Register352CONFIG3H Register355CONFIG4L Register355CONFIG5H Register355CONFIG5H Register355CONFIG5L Register355CONFIG5L Register355CONFIG5L Register355CONFIG5L Register356CONFIG5L Register357CONFIG6L Register356CONFIG7L Register358CONFIG7L Register Protection365Context Saving During Interrupts131CPFSEQ384CPFSLT385CTMUAssociated Registers331Calibrating320Creating a Delay with328Effects of a Reset329
Response Time307Comparators164Effects of a Reset309Compare Module. See Enhanced Capture/Compare/ PWM (ECCP)73Computed GOTO73CONFIG1H Register351CONFIG2L Register352CONFIG2L Register355CONFIG3H Register355CONFIG5H Register356CONFIG5L Register355CONFIG5L Register355CONFIG5L Register356CONFIG5L Register357CONFIG5L Register356CONFIG5L Register357CONFIG6L Register356CONFIG7L Register358CONFIG7L Register Protection365Configuration Bits349Configuration Bits349Configuration Register Protection365CPFSLT385CPFSLT385CTMUAssociated Registers331Calibrating320Creating a Delay with328Effects of a Reset329Initialization319
Response Time307Comparators164Effects of a Reset309Compare Module. See Enhanced Capture/Compare/ PWM (ECCP)73Computed GOTO73CONFIG1H Register351CONFIG2H Register353CONFIG2L Register352CONFIG3H Register355CONFIG4L Register355CONFIG5H Register355CONFIG5H Register355CONFIG5L Register355CONFIG5L Register355CONFIG5L Register355CONFIG5L Register356CONFIG5L Register357CONFIG6L Register356CONFIG7L Register358CONFIG7L Register Protection365Context Saving During Interrupts131CPFSEQ384CPFSLT385CTMUAssociated Registers331Calibrating320Creating a Delay with328Effects of a Reset329

Operation	
Operation During Idle Mode	
Operation During Sleep Mode	328
Customer Change Notification Service	
Customer Notification Service	
Customer Support	
CVREF Voltage Reference Specifications	

D

Data Addressing Modes	00
Comparing Addressing Modes with the	90
Extended Instruction Set Enabled	03
Direct	
Indexed Literal Offset	
Instructions Affected	
Indirect	
Inherent and Literal	
Data EEPROM	30
Code Protection	365
Data EEPROM Memory	505
Associated Registers	100
EEADR and EEADRH Registers	
EECON1 and EECON2 Registers	
Operation During Code-Protect	
Protection Against Spurious Write	
Reading	
Using	
Write Verify	
Writing	
Data Memory	
Access Bank	
and the Extended Instruction Set	
Bank Select Register (BSR)	
General Purpose Registers	
Map for PIC18F/LF23K22 and PIC18F/LF43K22	02
Devices	77
Map for PIC18F/LF24K22 and PIC18F/LF44K22	/ /
Devices	70
Special Function Registers	
Special Function Registers	82
DAW	82
DAW DC and AC Characteristics	82 386
DAW DC and AC Characteristics Graphs and Tables	82 386
DAW DC and AC Characteristics Graphs and Tables DC Characteristics	82 386 461
DAW DC and AC Characteristics Graphs and Tables DC Characteristics Input/Output	82 386 461 436
DAW DC and AC Characteristics Graphs and Tables DC Characteristics Input/Output Power-Down Current	82 386 461 436 424
DAW DC and AC Characteristics Graphs and Tables DC Characteristics Input/Output Power-Down Current Primary Idle Supply Current	82 386 461 436 424 433
DAW DC and AC Characteristics Graphs and Tables DC Characteristics Input/Output Power-Down Current Primary Idle Supply Current Primary Run Supply Current	82 386 461 436 424 433 431
DAW DC and AC Characteristics Graphs and Tables DC Characteristics Input/Output Power-Down Current Primary Idle Supply Current Primary Run Supply Current RC Idle Supply Current	82 386 461 436 424 433 431 429
DAW DC and AC Characteristics Graphs and Tables DC Characteristics Input/Output Power-Down Current Primary Idle Supply Current Primary Run Supply Current RC Idle Supply Current RC Run Supply Current	82 386 461 436 424 433 431 429 427
DAW DC and AC Characteristics Graphs and Tables DC Characteristics Input/Output Power-Down Current Primary Idle Supply Current Primary Run Supply Current RC Idle Supply Current RC Run Supply Current Secondary Oscillator Supply Current	82 386 461 436 424 433 431 429 427 434
DAW DC and AC Characteristics Graphs and Tables DC Characteristics Input/Output Power-Down Current Primary Idle Supply Current Primary Run Supply Current RC Idle Supply Current RC Run Supply Current Secondary Oscillator Supply Current Supply Voltage	82 386 461 424 433 431 429 427 434 423
DAW DC and AC Characteristics Graphs and Tables DC Characteristics Input/Output Power-Down Current Primary Idle Supply Current Primary Run Supply Current RC Idle Supply Current RC Run Supply Current Secondary Oscillator Supply Current Supply Voltage DCFSNZ	82 386 461 424 433 431 429 427 427 423 387
DAW DC and AC Characteristics Graphs and Tables DC Characteristics Input/Output Power-Down Current Primary Idle Supply Current Primary Run Supply Current RC Idle Supply Current RC Run Supply Current Secondary Oscillator Supply Current Supply Voltage DCFSNZ DECF	
DAW DC and AC Characteristics Graphs and Tables DC Characteristics Input/Output Power-Down Current Primary Idle Supply Current Primary Run Supply Current RC Idle Supply Current RC Run Supply Current Secondary Oscillator Supply Current Supply Voltage DECFSNZ DECF DECFSZ	
DAW DC and AC Characteristics Graphs and Tables DC Characteristics Input/Output Power-Down Current Primary Idle Supply Current Primary Run Supply Current RC Idle Supply Current RC Run Supply Current Secondary Oscillator Supply Current Supply Voltage DECFSNZ DECF DECFSZ Development Support	
DAW DC and AC Characteristics Graphs and Tables DC Characteristics Input/Output Power-Down Current Primary Idle Supply Current Primary Run Supply Current RC Idle Supply Current RC Run Supply Current Secondary Oscillator Supply Current Supply Voltage DECFSNZ DECF DECFSZ	
DAW DC and AC Characteristics Graphs and Tables DC Characteristics Input/Output Power-Down Current Primary Idle Supply Current Primary Run Supply Current RC Idle Supply Current RC Run Supply Current Secondary Oscillator Supply Current Supply Voltage DECFSNZ DECF DECFSZ Development Support Device Differences Device Overview	
DAW DC and AC Characteristics Graphs and Tables DC Characteristics Input/Output Power-Down Current Primary Idle Supply Current Primary Run Supply Current RC Idle Supply Current RC Run Supply Current Secondary Oscillator Supply Current Supply Voltage DECFSNZ DECF DECFSZ Development Support Device Differences Device Overview Details on Individual Family Members	
DAW DC and AC Characteristics Graphs and Tables DC Characteristics Input/Output Power-Down Current Primary Idle Supply Current Primary Run Supply Current RC Idle Supply Current RC Run Supply Current Secondary Oscillator Supply Current Supply Voltage DECFSNZ DECF DECFSZ Development Support Device Differences Device Overview	
DAW DC and AC Characteristics Graphs and Tables DC Characteristics Input/Output Power-Down Current Primary Idle Supply Current Primary Run Supply Current RC Idle Supply Current RC Run Supply Current Secondary Oscillator Supply Current Supply Voltage DECFSNZ DECF DECFSZ Development Support Device Differences Device Overview Details on Individual Family Members Features (table) New Core Features	
DAW DC and AC Characteristics Graphs and Tables DC Characteristics Input/Output Power-Down Current Primary Idle Supply Current Primary Run Supply Current RC Idle Supply Current RC Run Supply Current Secondary Oscillator Supply Current Supply Voltage DECFSNZ DECF SZ Development Support Device Differences Device Overview Details on Individual Family Members Features (table) New Core Features Other Special Features	
DAW DC and AC Characteristics Graphs and Tables DC Characteristics Input/Output Power-Down Current Primary Idle Supply Current Primary Run Supply Current RC Idle Supply Current RC Run Supply Current Secondary Oscillator Supply Current Supply Voltage DEFSNZ DECFSZ Development Support Device Differences Device Overview Details on Individual Family Members Features (table) New Core Features Other Special Features Device Reset Timers PLL Lock Time-out	
DAW DC and AC Characteristics Graphs and Tables DC Characteristics Input/Output Power-Down Current Primary Idle Supply Current Primary Run Supply Current RC Idle Supply Current RC Run Supply Current Secondary Oscillator Supply Current Supply Voltage DEFSNZ DECFSZ Development Support Device Differences Device Overview Details on Individual Family Members Features (table) New Core Features Other Special Features Device Reset Timers PLL Lock Time-out	
DAW DC and AC Characteristics Graphs and Tables DC Characteristics Input/Output Power-Down Current Primary Idle Supply Current Primary Run Supply Current RC Idle Supply Current RC Run Supply Current Secondary Oscillator Supply Current Supply Voltage DECFSNZ DECF SZ Development Support Device Differences Device Overview Details on Individual Family Members Features (table) New Core Features Other Special Features Device Reset Timers	
DAW DC and AC Characteristics Graphs and Tables DC Characteristics Input/Output Power-Down Current Primary Idle Supply Current Primary Run Supply Current RC Idle Supply Current RC Run Supply Current Secondary Oscillator Supply Current Supply Voltage DECFSNZ DECF DECF SZ Development Support Device Differences Device Overview Details on Individual Family Members Features (table) New Core Features Other Special Features Device Reset Timers PLL Lock Time-out Power-up Timer (PWRT)	

PIC18(L)F2X/4XK22

DEVID2 Register	358
Digital-to-Analog Converter (DAC)	
Associated Registers	342
Effects of a Reset	340
Direct Addressing	91

Е

ECCP/CCP. See Enhanced Capture/Compare/PWM ECCPxAS Register	205
EECON1 Register	
Effect on Standard PIC Instructions	
Effects of Power Managed Modes on Various Clock	414
	40
Sources	40
Effects of Reset	400
PWM mode	
Electrical Characteristics	421
Enhanced Capture/Compare/PWM (ECCP)	177
Enhanced PWM Mode	
Auto-Restart	
Auto-shutdown	
Direction Change in Full-Bridge Output Mode .	
Full-Bridge Application	
Full-Bridge Mode	192
Half-Bridge Application	
Half-Bridge Application Examples	
Half-Bridge Mode	191
Output Relationships (Active-High and	
Active-Low)	189
Output Relationships Diagram	
Programmable Dead Band Delay	197
Shoot-through Current	
Start-up Considerations	
Enhanced Universal Synchronous Asynchronous	
Receiver Transmitter (EUSART)	263
Errata	
EUSART	
Asynchronous Mode	
12-bit Break Transmit and Receive	
Associated Registers, Receive	
Associated Registers, Transmit	
Auto-Wake-up on Break	
Baud Rate Generator (BRG)	
Clock Accuracy	
Receiver	
Setting up 9-bit Mode with Address Detect	
Transmitter	
Baud Rate Generator (BRG)	205
	276
Associated Registers Auto Baud Rate Detect	
Baud Rate Error, Calculating	
Baud Rates, Asynchronous Modes	270
Formulas	075
High Baud Rate Select (BRGH Bit)	
Clock polarity	275
Synchronous Mode	275
Synchronous Mode Data polarity	275 283
Synchronous Mode Data polarity Asynchronous Receive	275 283 268
Synchronous Mode Data polarity Asynchronous Receive Asynchronous Transmit	275 283 268 265
Synchronous Mode Data polarity Asynchronous Receive Asynchronous Transmit Synchronous Mode	275 283 268 265
Synchronous Mode Data polarity Asynchronous Receive Asynchronous Transmit Synchronous Mode Interrupts	275 283 268 265 283
Synchronous Mode Data polarity Asynchronous Receive Asynchronous Transmit Synchronous Mode Interrupts Asychronous Receive	275 283 268 265 283 269
Synchronous Mode Data polarity Asynchronous Receive Asynchronous Transmit Synchronous Mode Interrupts Asychronous Receive Asynchronous Receive	275 283 268 265 283 269 269
Synchronous Mode Data polarity Asynchronous Receive Asynchronous Transmit Synchronous Mode Interrupts Asychronous Receive	275 283 268 265 283 269 269
Synchronous Mode Data polarity Asynchronous Receive Synchronous Transmit Synchronous Mode Interrupts Asychronous Receive Asynchronous Receive Asynchronous Transmit Synchronous Master Mode	275 283 268 265 283 269 269 269 265 288
Synchronous Mode Data polarity Asynchronous Receive Asynchronous Transmit Synchronous Mode Interrupts Asychronous Receive Asynchronous Receive Asynchronous Transmit	275 283 268 265 283 269 269 269 265 288 287

Reception	
Transmission	
Synchronous Slave Mode	
Associated Registers, Receive	
Reception	
Transmission	
Extended Instruction Set	
ADDFSR	410
ADDULNK	410
and Using MPLAB Tools	416
CALLW	411
Considerations for Use	414
MOVSF	411
MOVSS	412
PUSHL	412
SUBFSR	413
SUBULNK	413
Syntax	409

F

Fail-Safe Clock Monitor	44, 349
Fail-Safe Condition Clearing	
Fail-Safe Detection	
Fail-Safe Operation	
Reset or Wake-up from Sleep	
Fast Register Stack	
Fixed Voltage Reference (FVR)	
Associated Registers	338
Flash Program Memory	
Associated Registers	
Control Registers	
EECON1 and EECON2	
TABLAT (Table Latch) Register	
TBLPTR (Table Pointer) Register	
Erase Sequence	
Erasing	
Operation During Code-Protect	
Reading	
Table Pointer	
Boundaries Based on Operation	
Table Pointer Boundaries	
Table Reads and Table Writes	
Write Sequence	
Writing To	
Protection Against Spurious Writes	
Unexpected Termination	
Write Verify	
C	

G

GOTO	
н	
Hardware Multiplier	
Introduction	
Operation	111
Performance Comparison	111
High/Low-Voltage Detect	
Applications	
Associated Registers	
Characteristics	
Current Consumption	
Effects of a Reset	
Operation	
During Sleep	
Setup	
Start-up Time	

Typical Low-Voltage Detect Application	346
HLVD. See High/Low-Voltage Detect.	343
² C Mode (MSSPx)	
Acknowledge Sequence Timing	246
Bus Collision	240
	054
During a Repeated Start Condition	
During a Stop Condition	252
Effects of a Reset	247
I ² C Clock Rate w/BRG	254
Master Mode	
Operation	238
Reception	
Start Condition Timing24	
Transmission	242
Multi-Master Communication, Bus Collision and	
Arbitration	248
Multi-Master Mode	247
Read/Write Bit Information (R/W Bit)	247
	225
Slave Mode	
Transmission	228
Sleep Operation	247
Stop Condition Timing	246
ID Locations	
NCFSZ	
In-Circuit Debugger	
In-Circuit Serial Programming (ICSP)	9, 365
Indexed Literal Offset Addressing	
and Standard PIC18 Instructions	414
Indexed Literal Offset Mode	
Indirect Addressing	
	91
	000
INFSNZ	
Instruction Cycle	74
Instruction Cycle Clocking Scheme	74 74
Instruction Cycle Clocking Scheme	74 74
Instruction Cycle Clocking Scheme Instruction Flow/Pipelining	74 74 74
Instruction Cycle Clocking Scheme Instruction Flow/Pipelining Instruction Set	74 74 74 367
Instruction Cycle Clocking Scheme Instruction Flow/Pipelining Instruction Set ADDLW	74 74 74 367 373
Instruction Cycle Clocking Scheme Instruction Flow/Pipelining Instruction Set ADDLW ADDWF	74 74 367 373 373
Instruction Cycle Clocking Scheme Instruction Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode)	74 74 367 373 373 415
Instruction Cycle Clocking Scheme Instruction Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC	74 74 367 373 373 415 374
Instruction Cycle Clocking Scheme Instruction Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode)	74 74 367 373 373 415 374
Instruction Cycle Clocking Scheme Instruction Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC	74 74 367 373 373 415 374 374
Instruction Cycle Clocking Scheme Instruction Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDWF	74 74 367 373 373 373 374 374 375
Instruction Cycle Clocking Scheme Instruction Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDLW BC	74 74 74 367 373 373 373 374 374 375 375
Instruction Cycle Clocking Scheme Instruction Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDLW BC BCF	74 74 74 367 373 373 415 374 374 375 375 376
Instruction Cycle Clocking Scheme Instruction Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDWF BC BCF BN	74 74 367 373 373 415 374 374 375 376 376 376
Instruction Cycle Clocking Scheme Instruction Flow/Pipelining ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDLW BC BC BCF BN BNC	74 74 74 367 373 373 415 374 374 375 376 376 377
Instruction Cycle Clocking Scheme Instruction Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDWF BC BCF BN	74 74 74 367 373 373 415 374 374 375 376 376 377
Instruction Cycle Clocking Scheme Instruction Flow/Pipelining Instruction Set ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDLW BC BC BCF BN BNC	74 74 74
Instruction Cycle Clocking Scheme Instruction Flow/Pipelining ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDWF BC BCF BN BNC BNN	74 74 74 367 373 373 415 374 374 375 375 376 376 377 377 378
Instruction Cycle Clocking Scheme Instruction Flow/Pipelining ADDLW ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDWF BC BC BCF BN BNC BNN BNOV BNZ	74 74 74 367 373 415 374 374 374 375 376 376 376 377 378 378 378
Instruction Cycle Clocking Scheme	74 74 74 367 373 415 374 374 374 375 376 376 376 377 377 378 378 378 381
Instruction Cycle Clocking Scheme	74 74 74 367 373 415 374 374 374 375 376 376 376 377 377 378 378 378 379
Instruction Cycle	74 74 74 367 373 373 415 374 374 374 375 376 376 376 377 378 378 378 379 379 379
Instruction Cycle	74 74 74 74 367 373 415 374 374 375 376 376 376 377 378 378 378 379 379 379 379 379 379 379
Instruction Cycle	74 74 74 74 367 373 415 374 374 375 376 376 376 377 378 378 378 379 379 379 379 379 379 379
Instruction Cycle	74 74 74
Instruction Cycle	74 74 74
Instruction Cycle	74 74 74
Instruction Cycle	74 74 74 74 367 373 415 374 374 374 375 376 376 376 377 378 378 378 379 379 379 379 380 380 381 381 381 381 381 381 381 382
Instruction Cycle	74 74 74 367 373 373 373 374 374 374 375 376 376 376 376 377 378 378 378 379 379 379 379 380 380 381 382 382 382
Instruction Cycle	74 74 74 74

P	C1	8(L)	F2	X/	4X	K22
---	-----------	----	-----------	-----------	-----------	-----------	-----

DAW	6
DCFSNZ	
DECF	
DECFSZ	
General Format	
GOTO	
INCF	
INCFSZ	
INFSNZ	9
IORLW	0
IORWF	0
LFSR	
MOVF	
MOVFF	
MOVLB	
MOVLVV	
MULLW	
MULWF	
NEGF	
NOP	
Opcode Field Descriptions	
POP	
PUSH	
RCALL	7
RESET	7
RETFIE	8
RETLW	8
RETURN	
RLCF	
RLNCF	
RRCF	
RRNCF	
SETF (Indexed Literal Offset Mode)40	
SLEEP	
SUBFWB	
SUBLW	
SUBWF	
SUBWFB	4
SWAPF	4
TBLRD	5
TBLWT	
TSTFSZ40	
XORLW	
XORWF	8
INTCON Register 11	-
INTCON Registers 115-11	7
INTCON Registers	7 6
INTCON Registers	7 6
INTCON Registers	7 6 7
INTCON Registers	7 6 7 8
INTCON Registers	7 6 7 8
INTCON Registers	7 6 7 8 9
INTCON Registers	7 6 7 8 9
INTCON Registers	7 6 7 8 9 0 2 9
INTCON Registers	7 6 7 8 9 0 2 9
INTCON Registers	7 6 7 8 9 0 2 9 9 3
INTCON Registers	76789029938
INTCON Registers	767890299381
INTCON Registers	767 89 02993811
INTCON Registers	767 89 029938111
INTCON Registers	767 89 029938111

TMR1	 166
IORLW	 390
IORWF	 390
IPR Registers	 127
IPR1 Register	 127
IPR2 Register	 128
IPR3 Register	 129
IPR4 Register	 130
IPR5 Register	 130

L

LFSR	391
Low-Voltage ICSP Programming. See Single-Supply	
ICSP Programming	

Μ

Map	79, 80
Master Clear (MCLR)	61
Master Synchronous Serial Port. See MSSPx	
Memory Organization	
Data Memory	
Program Memory	
Microchip Internet Web Site	
MOVF	
MOVFF	
MOVLB	
MOVLW	393
MOVSF	411
MOVSS	412
MOVWF	
MPLAB ASM30 Assembler, Linker, Librarian	
MPLAB Integrated Development Environment Software	
MPLAB PM3 Device Programmer	
MPLAB REAL ICE In-Circuit Emulator System	
MPLINK Object Linker/MPLIB Object Librarian	418
MSSPx	207
SPI Mode	210
SSPxBUF Register	213
SSPxSR Register	
MULLW	394
MULWF	394
Ν	
NEGF	205
NOP	395
0	
OSCCON Register	२ २ २२
Oscillator Configuration	02, 00
EC	27
ECIO	
HS	
HSPLL	
LP	
RC	
XT	
Oscillator Selection	
Oscillator Start-up Timer (OST)	
Oscillator Switching	40, 03
Fail-Safe Clock Monitor	11
Two-Speed Clock Start-up OSCTUNE Register	
USUTUNE REVISIEI	31

Ρ

P1A/P1B/P1C/P1D.See Enhanced Capture/Compare/	
PWM (ECCP)	
Packaging Information	463
Marking	463
PIE Registers	123
PIE1 Register	123
PIE2 Register	124
PIE3 Register3	125
PIE4 Register	126
PIE5 Register	
PIR Registers	
PIR1 Register	118
PIR2 Register	119
PLL Frequency Multiplier	39
POP	396
POR. See Power-on Reset.	
PORTA	
Associated Registers	135
PORTA Register	133
TRISA Register	133
PORTB	
Associated Registers	141
PORTB Register	138
PORTC	
Associated Registers	145
PORTC Register	142
PORTD	
Associated Registers	
PORTD Register	
TRISD Register	146
PORTE	
Associated Registers	
PORTE Register	
Power Managed Modes	
and A/D Operation	
Effects on Clock Sources	
Entering	
Exiting Idle and Sleep Modes	
by Interrupt	
by Reset	54
by WDT Time-out	
Without a Start-up Delay	
Idle Modes	
PRI_IDLE	
RC_IDLE	53
SEC_IDLE	
Multiple Sleep Functions	
Run Modes	
PRI_RUN	
SEC_RUN	
Selecting	
Sleep Mode	
Summary (table)	
Power-on Reset (POR)	
Power-up Timer (PWRT)	
Time-out Sequence	
Power-up Delays	
Power-up Timer (PWRT)	
Prescaler, Timer0	
PRI_IDLE Mode	
PRI_RUN Mode	
Program Counter	
PCL, PCH and PCU Registers	
PCLATH and PCLATU Registers	70

and Extended Instruction Set
Instructions
Two-Word
Interrupt Vector 69
Look-up Tables73
Map and Stack (diagram) 70
Reset Vector
Program Verification and Code Protection
Associated Registers
PSTRxCON Register
PUSH
PUSH and POP Instructions72
PUSHL
PWM (ECCP Module)
PWM Steering
Steering Synchronization 198
PWM Mode. See Enhanced Capture/Compare/PWM 188
PWM Steering 198
PWMxCON Register

R

RAM. See Data Memory.	
RC_IDLE Mode	53
RC_RUN	48
RCALL	397
RCON Register	
Bit Status During Initialization	
RCREG	270
RCSTA Register	273
Reader Response	490
Register	
RCREG Register	279
Register File	82
Registers	
ADCON0 (ADC Control 0)	298
ADCON1 (ADC Control 1)	299
ADCON2 (ADC Control 2)	300
ADRESH (ADC Result High) with ADFM = 0)	301
ADRESH (ADC Result High) with ADFM = 1)	301
ADRESL (ADC Result Low) with ADFM = 0)	301
ADRESL (ADC Result Low) with ADFM = 1)	301
BAUDCON (Baud Rate Control)	274
BAUDCON (EUSART Baud Rate Control)	
CCPTMRS0 (PWM Timer Selection Control 0)	204
CCPTMRS1 (PWM Timer Selection Control 1)	204
CCPxCON (ECCPx Control)	
CM1CON0 (C1 Control)	
CM2CON0 (C2 Control)	
CM2CON1 (C2 Control)	
CONFIG1H (Configuration 1 High)	
CONFIG2H (Configuration 2 High)	
CONFIG2L (Configuration 2 Low)	
CONFIG3H (Configuration 3 High)	
CONFIG4L (Configuration 4 Low)	
CONFIG5H (Configuration 5 High)	
CONFIG5L (Configuration 5 Low)	
CONFIG6H (Configuration 6 High)	
CONFIG6L (Configuration 6 Low)	
CONFIG7H (Configuration 7 High)	
CONFIG7L (Configuration 7 Low)	
CTMUCONH (CTMU Control High)	
CTMUCONL (CTMU Control Low)	
CTMUICON (CTMU Current Control)	
DEVID1 (Device ID 1)	358

DEVID2 (Device ID 2)	
ECCPxAS (CCPx Auto-Shutdown Control)205	
EECON1 (Data EEPROM Control 1)	
HLVDCON (High/Low-Voltage Detect Control) 343	
INTCON (Interrupt Control)	
INTCON2 (Interrupt Control 2)	
INTCON3 (Interrupt Control 3)	
IPR1 (Peripheral Interrupt Priority 1)	
IPR2 (Peripheral Interrupt Priority 2)	
IPR3 (Peripheral Interrupt Priority)	
IPR4 (Peripheral Interrupt Priority)	
IPR5 (Peripheral Interrupt Priority)	
OSCCON (Oscillator Control)	
PIE1 (Peripheral Interrupt Enable 1)	
PIE2 (Peripheral Interrupt Enable 2)	
PIE3 (Peripheral Interrupt Enable]	
PIE3 (Peripheral Interrupt Enable)	
PIE5 (Peripheral Interrupt Enable)	
PIR1 (Peripheral Interrupt Request 1)	
PIR2 (Peripheral Interrupt Request 2)	
PSTRxCON (PWM Steering Control)	
PWMxCON (Enhanced PWM Control)	
RCON (Reset Control)	
RCSTA (Receive Status and Control)	
SLRCON (PORT Slew Rate Control)	
SRCON0 (SR Latch Control 0)	
SRCON1 (SR Latch Control 1)	
SSPxADD (MSSPx Address and Baud Rate,	
I ² C Mode)	
SSPxCON1 (MSSPx Control 1)	
SSPxCON2 (SSPx Control 2)	
SSPxMSK (SSPx Mask)	
SSPxSTAT (SSPx Status)	
STATUS	
STATUS	
STATUS	
STATUS	
STATUS 89 STKPTR (Stack Pointer) 72 T0CON (Timer0 Control) 157 T1CON (Timer1 Control) 170	
STATUS 89 STKPTR (Stack Pointer) 72 T0CON (Timer0 Control) 157 T1CON (Timer1 Control) 170 T1GCON (Timer1 Gate Control) 171	
STATUS 89 STKPTR (Stack Pointer) 72 T0CON (Timer0 Control) 157 T1CON (Timer1 Control) 170 T1GCON (Timer1 Gate Control) 171 TXCON 175	
STATUS 89 STKPTR (Stack Pointer) 72 T0CON (Timer0 Control) 157 T1CON (Timer1 Control) 170 T1GCON (Timer1 Gate Control) 171 TXCON 175 TXSTA (Transmit Status and Control) 272 VREFCON0 338 VREFCON1 341	
STATUS 89 STKPTR (Stack Pointer) 72 T0CON (Timer0 Control) 157 T1CON (Timer1 Control) 170 T1GCON (Timer1 Gate Control) 171 TXCON 175 TXSTA (Transmit Status and Control) 272 VREFCON0 338 VREFCON1 341 VREFCON2 342	
STATUS 89 STKPTR (Stack Pointer) 72 T0CON (Timer0 Control) 157 T1CON (Timer1 Control) 170 T1GCON (Timer1 Gate Control) 171 TXCON 175 TXSTA (Transmit Status and Control) 272 VREFCON0 338 VREFCON1 341 VREFCON2 342 WDTCON (Watchdog Timer Control) 361	
STATUS 89 STKPTR (Stack Pointer) 72 T0CON (Timer0 Control) 157 T1CON (Timer1 Control) 170 T1GCON (Timer1 Gate Control) 171 TXCON 175 TXSTA (Transmit Status and Control) 272 VREFCON0 338 VREFCON1 341 VREFCON2 342 WDTCON (Watchdog Timer Control) 361 RESET 397	
STATUS 89 STKPTR (Stack Pointer) 72 T0CON (Timer0 Control) 157 T1CON (Timer1 Control) 170 T1GCON (Timer1 Gate Control) 171 TXCON 175 TXSTA (Transmit Status and Control) 272 VREFCON0 338 VREFCON1 341 VREFCON2 342 WDTCON (Watchdog Timer Control) 361 RESET 397 Reset State of Registers 67	
STATUS 89 STKPTR (Stack Pointer) 72 T0CON (Timer0 Control) 157 T1CON (Timer1 Control) 170 T1GCON (Timer1 Gate Control) 171 TXCON 175 TXSTA (Transmit Status and Control) 272 VREFCON0 338 VREFCON1 341 VREFCON2 342 WDTCON (Watchdog Timer Control) 361 RESET 397 Reset State of Registers 67 Resets 349	
STATUS 89 STKPTR (Stack Pointer) 72 T0CON (Timer0 Control) 157 T1CON (Timer1 Control) 170 T1GCON (Timer1 Gate Control) 171 TXCON 175 TXSTA (Transmit Status and Control) 272 VREFCON0 338 VREFCON1 341 VREFCON2 342 WDTCON (Watchdog Timer Control) 361 RESET 397 Reset State of Registers 67 Resets 349 Brown-out Reset (BOR) 349	
STATUS 89 STKPTR (Stack Pointer) 72 T0CON (Timer0 Control) 157 T1CON (Timer1 Control) 170 T1GCON (Timer1 Gate Control) 171 TXCON 175 TXSTA (Transmit Status and Control) 272 VREFCON0 338 VREFCON1 341 VREFCON2 342 WDTCON (Watchdog Timer Control) 361 RESET 397 Reset State of Registers 67 Resets 349 Brown-out Reset (BOR) 349 Oscillator Start-up Timer (OST) 349	
STATUS 89 STKPTR (Stack Pointer) 72 T0CON (Timer0 Control) 157 T1CON (Timer1 Control) 170 T1GCON (Timer1 Gate Control) 171 TXCON 175 TXSTA (Transmit Status and Control) 272 VREFCON0 338 VREFCON1 341 VREFCON2 342 WDTCON (Watchdog Timer Control) 361 RESET 397 Reset State of Registers 67 Resets 349 Brown-out Reset (BOR) 349 Oscillator Start-up Timer (OST) 349 Power-on Reset (POR) 349	
STATUS 89 STKPTR (Stack Pointer) 72 T0CON (Timer0 Control) 157 T1CON (Timer1 Control) 170 T1GCON (Timer1 Gate Control) 171 TXCON 175 TXSTA (Transmit Status and Control) 272 VREFCON0 338 VREFCON1 341 VREFCON2 342 WDTCON (Watchdog Timer Control) 361 RESET 397 Reset State of Registers 67 Resets 349 Brown-out Reset (BOR) 349 Oscillator Start-up Timer (OST) 349 Power-on Reset (POR) 349 Power-up Timer (PWRT) 349	
STATUS 89 STKPTR (Stack Pointer) 72 T0CON (Timer0 Control) 157 T1CON (Timer1 Control) 170 T1GCON (Timer1 Gate Control) 171 TXCON 175 TXSTA (Transmit Status and Control) 272 VREFCON0 338 VREFCON1 341 VREFCON2 342 WDTCON (Watchdog Timer Control) 361 RESET 397 Reset State of Registers 67 Resets 349 Brown-out Reset (BOR) 349 Oscillator Start-up Timer (OST) 349 Power-on Reset (POR) 349 Power-up Timer (PWRT) 349	
STATUS 89 STKPTR (Stack Pointer) 72 T0CON (Timer0 Control) 157 T1CON (Timer1 Control) 170 T1GCON (Timer1 Gate Control) 171 TXCON 175 TXSTA (Transmit Status and Control) 272 VREFCON0 338 VREFCON1 341 VREFCON2 342 WDTCON (Watchdog Timer Control) 361 RESET 397 Reset State of Registers 67 Resets 349 Brown-out Reset (BOR) 349 Oscillator Start-up Timer (OST) 349 Power-on Reset (POR) 349 Power-up Timer (PWRT) 349 RETFIE 398 RETLW 398	
STATUS 89 STKPTR (Stack Pointer) 72 T0CON (Timer0 Control) 157 T1CON (Timer1 Control) 170 T1GCON (Timer1 Gate Control) 171 TXCON 175 TXSTA (Transmit Status and Control) 272 VREFCON0 338 VREFCON1 341 VREFCON2 342 WDTCON (Watchdog Timer Control) 361 RESET 397 Reset State of Registers 67 Resets 349 Doscillator Start-up Timer (OST) 349 Power-on Reset (POR) 349 Power-up Timer (PWRT) 349 RETFIE 398 RETLW 398 RETLW 398	
STATUS 89 STKPTR (Stack Pointer) 72 T0CON (Timer0 Control) 157 T1CON (Timer1 Control) 170 T1GCON (Timer1 Gate Control) 171 TXCON 175 TXSTA (Transmit Status and Control) 272 VREFCON0 338 VREFCON1 341 VREFCON2 342 WDTCON (Watchdog Timer Control) 361 RESET 397 Reset State of Registers 67 Resets 349 Brown-out Reset (BOR) 349 Oscillator Start-up Timer (OST) 349 Power-on Reset (POR) 349 Power-up Timer (PWRT) 349 RETFIE 398 RETLW 398 RETURN 399 Return Address Stack 70	
STATUS89STKPTR (Stack Pointer)72TOCON (Timer0 Control)157T1CON (Timer1 Control)170T1GCON (Timer1 Gate Control)171TXCON175TXSTA (Transmit Status and Control)272VREFCON0338VREFCON1341VREFCON2342WDTCON (Watchdog Timer Control)361RESET397Reset State of Registers67Resets349Brown-out Reset (BOR)349Oscillator Start-up Timer (OST)349Power-on Reset (POR)349Power-up Timer (PWRT)349RETLW398RETLW399Return Address Stack70Return Address Stack70Return Stack Pointer (STKPTR)71	
STATUS89STKPTR (Stack Pointer)72T0CON (Timer0 Control)157T1CON (Timer1 Control)170T1GCON (Timer1 Gate Control)171TXCON175TXSTA (Transmit Status and Control)272VREFCON0338VREFCON1341VREFCON2342WDTCON (Watchdog Timer Control)361RESET397Reset State of Registers67Resets349Brown-out Reset (BOR)349Oscillator Start-up Timer (OST)349Power-on Reset (POR)349Power-up Timer (PWRT)349RETFIE398RETLW399Return Address Stack70Return Address Stack70Return Stack Pointer (STKPTR)71Revision History477	
STATUS 89 STKPTR (Stack Pointer) 72 TOCON (Timer0 Control) 157 T1CON (Timer1 Control) 170 T1GCON (Timer1 Gate Control) 171 TXCON 175 TXSTA (Transmit Status and Control) 272 VREFCON0 338 VREFCON1 341 VREFCON2 342 WDTCON (Watchdog Timer Control) 361 RESET 397 Reset State of Registers 67 Resets 349 Brown-out Reset (BOR) 349 Oscillator Start-up Timer (OST) 349 Power-on Reset (POR) 349 Power-up Timer (PWRT) 349 RETFIE 398 RETLW 398 RETLW 398 RETURN 399 Return Address Stack 70 Return Stack Pointer (STKPTR) 71 Revision History 477 RLCF 399	
STATUS89STKPTR (Stack Pointer)72TOCON (Timer0 Control)157T1CON (Timer1 Control)170T1GCON (Timer1 Gate Control)171TXCON175TXSTA (Transmit Status and Control)272VREFCON0338VREFCON1341VREFCON2342WDTCON (Watchdog Timer Control)361RESET397Reset State of Registers67Resets349Brown-out Reset (BOR)349Oscillator Start-up Timer (OST)349Power-on Reset (POR)349Power-up Timer (PWRT)349RETLW398RETLW398RETURN399Return Address Stack70Return Stack Pointer (STKPTR)71Revision History477RLCF399RLNCF400	
STATUS 89 STKPTR (Stack Pointer) 72 TOCON (Timer0 Control) 157 T1CON (Timer1 Control) 170 T1GCON (Timer1 Gate Control) 171 TXCON 175 TXSTA (Transmit Status and Control) 272 VREFCON0 338 VREFCON1 341 VREFCON2 342 WDTCON (Watchdog Timer Control) 361 RESET 397 Reset State of Registers 67 Resets 349 Brown-out Reset (BOR) 349 Oscillator Start-up Timer (OST) 349 Power-on Reset (POR) 349 Power-up Timer (PWRT) 349 RETFIE 398 RETURN 399 Return Address Stack 70 Return Stack Pointer (STKPTR) 71 Revision History 477 RLCF 399 RLNCF 400 RRCF 400	
STATUS 89 STKPTR (Stack Pointer) 72 TOCON (Timer0 Control) 157 T1CON (Timer1 Control) 170 T1GCON (Timer1 Gate Control) 171 TXCON 175 TXSTA (Transmit Status and Control) 272 VREFCON0 338 VREFCON1 341 VREFCON2 342 WDTCON (Watchdog Timer Control) 361 RESET 397 Reset State of Registers 67 Resets 349 Brown-out Reset (BOR) 349 Oscillator Start-up Timer (OST) 349 Power-on Reset (POR) 349 Power-up Timer (PWRT) 349 RETFIE 398 RETLW 398 RETURN 399 Return Address Stack 70 Return Stack Pointer (STKPTR) 71 Revision History 477 RLCF 399 RLNCF 400 RRNCF 400 RRNCF 401	
STATUS 89 STKPTR (Stack Pointer) 72 TOCON (Timer0 Control) 157 T1CON (Timer1 Control) 170 T1GCON (Timer1 Gate Control) 171 TXCON 175 TXSTA (Transmit Status and Control) 272 VREFCON0 338 VREFCON1 341 VREFCON2 342 WDTCON (Watchdog Timer Control) 361 RESET 397 Reset State of Registers 67 Resets 349 Brown-out Reset (BOR) 349 Oscillator Start-up Timer (OST) 349 Power-on Reset (POR) 349 Power-up Timer (PWRT) 349 RETFIE 398 RETURN 399 Return Address Stack 70 Return Stack Pointer (STKPTR) 71 Revision History 477 RLCF 399 RLNCF 400 RRCF 400	
STATUS 89 STKPTR (Stack Pointer) 72 TOCON (Timer0 Control) 157 T1CON (Timer1 Control) 170 T1GCON (Timer1 Gate Control) 171 TXCON 175 TXSTA (Transmit Status and Control) 272 VREFCON0 338 VREFCON1 341 VREFCON2 342 WDTCON (Watchdog Timer Control) 361 RESET 397 Reset State of Registers 67 Resets 349 Brown-out Reset (BOR) 349 Oscillator Start-up Timer (OST) 349 Power-on Reset (POR) 349 Power-up Timer (PWRT) 349 RETFIE 398 RETLW 398 RETURN 399 Return Address Stack 70 Return Stack Pointer (STKPTR) 71 Revision History 477 RLCF 399 RLNCF 400 RRNCF 400 RRNCF 401	
STATUS 89 STKPTR (Stack Pointer) 72 TOCON (Timer0 Control) 157 T1CON (Timer1 Control) 170 T1GCON (Timer1 Gate Control) 171 TXCON 175 TXSTA (Transmit Status and Control) 272 VREFCON0 338 VREFCON1 341 VREFCON2 342 WDTCON (Watchdog Timer Control) 361 RESET 397 Reset State of Registers 67 Resets 349 Brown-out Reset (BOR) 349 Oscillator Start-up Timer (OST) 349 Power-on Reset (POR) 349 Power-up Timer (PWRT) 349 RETFIE 398 RETLW 398 RETURN 399 Return Address Stack 70 Return Stack Pointer (STKPTR) 71 Revision History 477 RLCF 399 RLNCF 400 RRNCF 400 RRNCF 401	

SETF	401
Shoot-through Current	
Single-Supply ICSP Programming.	
SLEEP	402
Sleep	
OSC1 and OSC2 Pin States	41
Sleep Mode	
Slew Rate	
SLRCON Register	
Software Simulator (MPLAB SIM)	
SPBRG	
SPBRGH	
Special Event Trigger	
Special Function Registers	
Map	83
SPI Mode (MSSPx)	
Associated Registers	
SPI Clock	213
SR Latch	
Associated Registers	
Effects of a Reset	
SRCON0 Register	
SRCON1 Register	
SSPxADD Register	
SSPxCON1 Register	
SSPxCON2 Register	
SSPxMSK Register	
SSPxOV	
SSPxOV Status Flag	
SSPxSTAT Register	255
R/W Bit	
Stack Full/Underflow Resets	72
Standard Instructions	
STATUS Register	
STKPTR Register	72
SUBFSR	413
SUBFWB	402
SUBLW	403
SUBULNK	413
SUBWF	403
SUBWFB	404
SWAPF	
т	
	157
T0CON Register	
T1CON Register	
T1GCON Register	
Table Pointer Operations (table)	
Table Reads/Table Writes	13

Table Pointer Operations (table)	98
Table Reads/Table Writes	73
TBLRD	405
TBLWT	406
Time-out in Various Situations (table)	64
Timer0	157
Associated Registers	159
Operation	158
Overflow Interrupt	159
Prescaler	159
Prescaler Assignment (PSA Bit)	159
Prescaler Select (T0PS2:T0PS0 Bits)	159
Prescaler. See Prescaler, Timer0.	
Reads and Writes in 16-Bit Mode	158
Source Edge Select (T0SE Bit)	158
Source Select (TOCS Bit)	
Switching Prescaler Assignment	
Timer1	161
Associated registers	172

Asynchronous Counter Mode163
Reading and Writing163
Clock Source Selection
Interrupt166
Operation162
Operation During Sleep166
Oscillator163
Prescaler163
Timer1 Gate
Selecting Source164
TMR1H Register161
TMR1L Register161
Timer2
Associated registers176
Timer2/4/6
Associated registers176
Timers
Timer1
T1CON
T1GCON171
Timer2/4/6
TXCON175
Timing Diagrams
A/D Conversion
Acknowledge Sequence246
Asynchronous Reception271
Asynchronous Transmission266
Asynchronous Transmission (Back to Back)
Auto Wake-up Bit (WUE) During Normal
Operation281
Auto Wake-up Bit (WUE) During Sleep
Automatic Baud Rate Calculator
Baud Rate Generator with Clock Arbitration
BRG Reset Due to SDA Arbitration During Start
Condition250
Brown-out Reset (BOR)446
Bus Collision During a Repeated Start Condition
(Case 1)251
Bus Collision During a Repeated Start Condition
(Case 2)251
Bus Collision During a Start Condition (SCL = 0) 250
Bus Collision During a Stop Condition (Case 1) 252
Bus Collision During a Stop Condition (Case 2) 252
Bus Collision During Start Condition (SDA only) 249
Bus Collision for Transmit and Acknowledge248
Capture/Compare/PWM (CCP)448
CLKO and I/O445
Clock Synchronization236
Clock/Instruction Cycle74
Comparator Output
EUSART Synchronous Receive (Master/Slave)458
EUSART Synchronous Transmission
(Master/Slave)458
Example SPI Master Mode (CKE = 0)449
Example SPI Master Mode (CKE = 1)450
Example SPI Master Mode Timing449
Example SPI Slave Mode (CKE = 0)451
Example SPI Slave Mode (CKE = 1)452
External Clock (All Modes except PLL)443
Fail-Safe Clock Monitor (FSCM)45
First Start Bit Timing240
Full-Bridge PWM Output193
Half-Bridge PWM Output191, 197
High/Low-Voltage Detect Characteristics440
High-Voltage Detect Operation (VDIRMAG = 1) 346

I ² C Bus Data 454	ć.,
I ² C Bus Start/Stop Bits 453	
I ² C Master Mode (7 or 10-Bit Transmission)	
I ² C Master Mode (7-Bit Reception) 245	,
I ² C Stop Condition Receive or Transmit Mode 247	,
Internal Oscillator Switch Timing	
Low-Voltage Detect Operation (VDIRMAG = 0) 345	
Master SSP I ² C Bus Data	
Master SSP I ² C Bus Start/Stop Bits	
PWM Auto-shutdown 196	
Firmware Restart 196	
PWM Direction Change 194	
PWM Direction Change at Near 100% Duty Cycle 195	;
PWM Output (Active-High) 189	,
PWM Output (Active-Low) 190	
Repeat Start Condition	
Reset, Watchdog Timer (WDT), Oscillator Start-up	
Timer (OST), Power-up Timer (PWRT)	,
Send Break Character Sequence	
Slow Rise Time (MCLR Tied to VDD, VDD Rise >	
TPWRT)65	;
SPI Mode (Master Mode) 213	;
Synchronous Reception (Master Mode, SREN) 287	'
Synchronous Transmission	
Synchronous Transmission (Through TXEN)	L
Time-out Sequence on POR w/PLL Enabled	
(MCLR Tied to VDD))
Time-out Sequence on Power-up (MCLR Not	
Tied to VDD, Case 1)64	
Time-out Sequence on Power-up (MCLR Not	
Tied to VDD, Case 2)	;
Time-out Sequence on Power-up (MCLR Tied	
to VDD, VDD Rise < TPWRT)	ŀ
Timer0 and Timer1 External Clock 447	
Timer1 Incrementing Edge 167	
Transition for Entry to SEC_RUN Mode	•
Transition for Entry to Sleep Mode	
Transition for Wake from Sleep (HSPLL)	
Transition from RC_RUN Mode to PRI_RUN Mode 50)
Transition from SEC_RUN Mode to PRI_RUN	
Mode (HSPLL) 49	
Transition Timing for Entry to Idle Mode 52	2
Transition Timing for Wake from Idle to Run Mode 53	5
Timing Diagrams and Specifications	
A/D Conversion Requirements 460	
Capture/Compare/PWM Requirements	
CLKO and I/O Requirements	
EUSART Synchronous Receive Requirements 458	
	,
EUSART Synchronous Transmission	
Requirements 458	5
Example SPI Mode Requirements	
(Master Mode, CKE = 0) 450	
(Master Mode, CKE = 1) 451	
(Slave Mode, CKE = 0) 452	
(Slave Mode, CKE = 0)452 (Slave Mode, CKE = 1)453	2
(Slave Mode, CKE = 1) 453	}
(Slave Mode, CKE = 1)	3
(Slave Mode, CKE = 1)	3
(Slave Mode, CKE = 1)	3 3 5
(Slave Mode, CKE = 1)	2 3 3 5
(Slave Mode, CKE = 1)	2 3 3 5
(Slave Mode, CKE = 1)	2 3 3 5 4 7
(Slave Mode, CKE = 1)	
(Slave Mode, CKE = 1)	

Reset, Watchdog Timer, Oscillator Start-up Timer, Power-up Timer and Brown-out Reset	
Requirements44	47
Timer0 and Timer1 External Clock Requirements 44	48
Top-of-Stack Access	71
TSTFSZ	70
Two-Speed Clock Start-up Mode	42
Two-Speed Start-up	49
Two-Word Instructions	
Example Cases	75
TXCON (Timer2/4/6) Register	75
TXREG	65
TXSTA Register	72
BRGH Bit2	75

V

Voltage Reference (VR)	
Specifications	439
VREF. SEE ADC Reference Voltage	
VREFCON0 Register	338
VREFCON1 (Digital-to-Analog Converter Control 0)	
Register	341
VREFCON2 (Digital-to-Analog Converter Control 1)	
Register	342
-	

W

Wake-up on Break	
Watchdog Timer (WDT)	
Associated Registers	
Control Register	
Programming Considerations	
WCOL	
WCOL Status Flag	
WDTCON Register	
WWW Address	
WWW, On-Line Support	

Х

XORLW	407
XORWF	408

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent			
RE:	Reader Response				
From	: Name				
	Company				
	Address				
	City / State / ZIP / Country				
	Telephone: ()	FAX: ()			
Application (optional):					
Woul	Would you like a reply?YN				
Devid	ce: PIC18(L)F2X/4XK22	Literature Number: DS41412B			
Ques	tions:				
1. V	Vhat are the best features of this do	cument?			
_					
 2. ⊢	low does this document meet your h	nardware and software development needs?			
_					
_					
3. C	3. Do you find the organization of this document easy to follow? If not, why?				
_					
_					
4. V	Vhat additions to the document do y	ou think would enhance the structure and subject?			
_					
_					
5. V	Vhat deletions from the document co	ould be made without affecting the overall usefulness?			
_					
_					
6. Is there any incorrect or misleading information (what and where)?		nformation (what and where)?			
_					
_					
7. ⊦	7. How would you improve this document?				
_					
_					

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	X - X Packaging Temperature Option Range	/ <u>XX</u> Package	XXX Pattern	 Examples: a) PIC18F46K22-E/P 301 = Extended temp., PDIP package, QTP pattern #301. b) PIC18F46K22-I/SO = Industrial temp., SOIC package.
Device:	PIC18F46K22, PIC18LF46K22 PIC18F45K22, PIC18LF45K22 PIC18F44K22, PIC18LF44K22 PIC18F43K22, PIC18LF43K22 PIC18F26K22, PIC18LF26K22 PIC18F25K22, PIC18LF25K22 PIC18F24K22, PIC18LF24K22 PIC18F23K22, PIC18LF23K22			 c) PIC18F46K22-E/P = Extended temp., PDIP package. d) PIC18F46K22T-I/ML = Tape and reel, Industrial temp., QFN package. Note 1: Tape and Reel option is available for ML, MV, PT, SO and SS packages with industrial Temperature Range only.
Packaging Option:	blank = standard packaging (tube or tray) T = Tape and Reel ⁽¹⁾			
Temperature Range:	E = -40° C to $+125^{\circ}$ C (Extended) I = -40° C to $+85^{\circ}$ C (Industrial)			
Package:	$\begin{array}{llllllllllllllllllllllllllllllllllll$			
Pattern:	QTP, SQTP, Code or Special Requirements (blank otherwise)			



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

01/05/10