

# NM27P010 1,048,576-Bit (128k x 8) POP™ Processor Oriented CMOS EPROM


# **General Description**

The NM27P010 is a 1 Mbit POP EPROM configured as 128k x 8. It's designed to simplify microprocessor interfacing while remaining compatible with standard EPROMs. It can reduce both wait states and glue logic when the specification improvements are taken advantage of in the system design. The NM27P010 is implemented in National's advanced CMOS EPROM process to provide excellent reliability and access times as fast as 70 ns. The interface improvements eliminate the need for additional devices to adapt the EPROM to the microprocessor and to eliminate wait states at the termination of the access cycle. Even with these improvements, the NM27P010 remains compatible with industry standard JEDEC pinout EPROMs.

### **Features**

- Fast output turn off to eliminate wait states
- Extended data hold time for microprocessor compatibility
- High performance CMOS
  - 70 ns access time
- JEDEC standard pin configuration
  - 32-pin DIP package
  - 32-pin PLCC package
  - 32-pin TSOP package

### **Block Diagram**



TL/D/12309-1

TRI-STATE® is a registered trademark of National Semiconductor Corporation POP™ is a trademark of National Semiconductor Corporation


■ 6501126 0071542 46T **■** 

RRD-B20M15/Printed in U.S. A

# **Connection Diagrams**

27P040	27P020	27P512
XX/V <sub>PP</sub>	XX/V <sub>PP</sub>	
A16	A16	
A15	A15	A15
A12	A12	A12
A7	A7	A7
A6	A6	A6
<b>A</b> 5	A5	A5
A4	A4	A4
A3	A3	A3
A2	A2	A2
A1	A1	A1
AO	A0	AO
O0	00	00
01	O1	O1
O2	02	O2
GND	GND	GND






27P512	27P020	27P040
	Vcc	Vcc
	A18	A18
Vcc	A17	A17
A14	A14	A14
A13	A13	A13
A8	8A	A8
A9	A9	A9
A11	A11	A11
ŌĒ	OE .	ŌĒ
A10	A10	A10
CE	CE	CE/PGM
07	07	07
O6	O6	O6
O5	O5	O5
O4	04	04
03	03	O3

TL/D/12309-2

Note: Compatible EPROM pin configurations are shown in the blocks adjacent to the NM27P010 pin

**Top View** 



A6 -14

A5 -15


**TSOP Pin Configuration** 

TL/D/12309-3 **Top View** 

- A2

19 **-** A 1

### **PLCC Pin Configuration**



**Top View** 

### **Pin Names**

A0-A16	Addresses
CE	Chip Enable
ŌĒ	Output Enable
00-07	Outputs
PGM	Program
XX	Don't Care (During Read)

# Connection Diagrams (Continued)

# Commercial Temperature Range (0°C to +70°C) $V_{CC} = 5V \pm 10\%$


Parameter/Order Number	Access Time (ns)
NM27P010 Q, V, T 70	70
NM27P010 Q, V, T 90	90
NM27P010 Q, V, T 120	120
NM27P010 Q, V, T 150	150
NM27P010 Q, V, T 200	200

Note: All versions are guaranteed to function at slower speeds

# Extended Temperature Range ( $-40^{\circ}\text{C to} + 85^{\circ}\text{C}$ ) $V_{\text{CC}} = 5\text{V} \pm 10\%$

Parameter/Order Number	Access Time (ns)
NM27P010 QE, VE, TE 90	90
NM27P010 QE, VE, TE 120	120
NM27P010 QE, VE, TE 150	150
NM27P010 QE, VE, TE 200	200

# **Ordering Information**



3

### Absolute Maximum Ratings (Note 5)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature -65°C to +125°C

All Input Voltage except A9

with Respect to Ground

-0.6V to +7V

V<sub>PP</sub> and A9

with Respect to Ground

-0.6V to +14V

V<sub>CC</sub> Supply Voltage with Respect to Ground -0.6V to +7V

All Output Voltages

 $V_{CC}$  + 10V to GND - 0.6V with Respect to Ground

Note 5: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device, This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

# Operating Range

Range	Temperature	Vcc	Tolerance
Commercial	0°C to +70°C	+ 5 <b>V</b>	± 10%
Industrial	-40°C to +85°C	+5V	±10%

# **Read Operation**

### DC Electrical Characteristics Over operating range with VPP = VCC

Symbol	Parameter	Conditions	Min	Max	Units
V <sub>IL</sub>	Input Low Voltage		-0.5	0.8	٧
V <sub>IH</sub>	Input High Level		2	V <sub>CC</sub> + 1	٧
V <sub>OL1</sub>	Output Low Voltage (TTL)	l <sub>OL</sub> = 2.1 mA		-0.4	<b>V</b>
V <sub>OH1</sub>	Output High Voltage (TTL)	$l_{OH} = -2.5 \text{ mA}$	2.4		٧
V <sub>OL2</sub>	Output Low Voltage (CMOS)	I <sub>OL</sub> = 10 mA		0.1	٧
V <sub>OH2</sub>	Output High Voltage (CMOS)	$I_{OH} = -10 \mu\text{A}$	V <sub>CC</sub> - 0.1		V
I <sub>SB</sub>	V <sub>CC</sub> Standby Current (CMOS) (Note 3)	$\overline{CE} = V_{CC} \pm 0.3V$		100	μА
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current	$V_{PP} = V_{CC}$		1	mA
lcc	V <sub>CC</sub> Active Current (Note 1)	f = 5 MHz CE, OE = V <sub>IL</sub>		35	mA
		I/O = 0 mA AC (Note 4)		25	
IPP	V <sub>PP</sub> Supply Current	$V_{PP} = V_{CC}$		10	μА
V <sub>PP</sub>	V <sub>PP</sub> Read Voltage		V <sub>CC</sub> - 0.4	Vcc	٧
iLI	Input Load Current	V <sub>IN</sub> = 5.5V or GND	-1	1	μΑ
ILO	Output Leakage Current	V <sub>OUT</sub> = 5.5V or GND	-10	10	μΑ

### AC Electrical Characteristics Over operating range with VPP = VCC

		70		90		120		150		200		Units
Symbol	Parameter		Max	Min	Max	Min	Max	Min	Max	Min	Max	Units
t <sub>ACC</sub>	Address to Output Delay		70		90		120		150		200	ns
t <sub>CE</sub>	CE to Output Delay		70		90		120		150		200	ns
tOE	OE to Output Delay		35		40		40		50		50	ns
t <sub>DF</sub>	Output Disable to Output Float (Note 2)		35		35		35		45		55	ns
t <sub>OH</sub>	Output Hold from Addresses, CE or OE, Whichever Occurred First	7		7		7		7		7		ns

Note 1: The supply current is the sum of I<sub>CC</sub> and I<sub>PP</sub> The maximum current value is with outputs O0 to O7 unloaded

Note 2: This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven (see Timing Diagram)

Note 3: CMOS inputs.  $V_{IL} = GND \pm 0.3V$ ,  $V_{IH} = V_{CC} \pm 0.3V$ 

Note 4: AC denotes Advance CMOS and I<sub>CC</sub> of 25 mA

# Capacitance $T_A = +25^{\circ}C$ , f = 1 MHz (Note 2)

Symbol	Parameter Conditions		Тур	Max	Units	
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$	6	15	pF	
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	10	15	ρF	

### **AC Test Conditions**

Output Load

1 TTL Gate and C<sub>L</sub> = 100 pF (Note 8)


Timing Measurement Reference Level (Note 10)
Inputs 0.8V and 2V
Outputs 0.8V and 2V

Input Rise and Fall Times

Input Pulse Levels

≤5 ns 0.45V to 2.4V

AC Waveforms (Notes 6, 7 and 9)



TL/D/12309-5

Note 1: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: This parameter is only sampled and is not 100% tested

Note 3:  $\overline{\text{OE}}$  may be delayed up to  $t_{ACC}-t_{OE}$  after the falling edge of  $\overline{\text{CE}}$  without impacting  $t_{ACC}$ 

Note 4: The  $t_{DF}$  and  $t_{CF}$  compare level is determined as follows. High to TRI-STATE®, the measured  $V_{OH1}$  (DC) - 0.1V; Low to TRI-STATE, the measured  $V_{OL1}$  (DC) + 0.1V.

Note 5; TRI-STATE may be attained using OE or CE

Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a 0.1 µF ceramic capacitor be used on every device between V<sub>CC</sub> and GND.

Note 7: The outputs must be restricted to V<sub>CC</sub> + 1V to avoid latch-up and device damage

Note 8: 1 TTL Gate: I<sub>OL</sub> = 1 6 mA, I<sub>OH</sub> = -400 μA. C<sub>L</sub>: 100 pF includes fixture capacitance. C<sub>L</sub>: 35 pF for all 70 ns devices

Note 9: V<sub>PP</sub> may be connected to V<sub>CC</sub> except during programming


Note 10: Inputs and outputs can undershoot to -2V for 20 ns max

Note 11: Includes fixture capacitance.

# DC Electrical Characteristics (Notes 1, 2, 3, 4 and 5)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
tas	Address Setup Time		1			μs
toes	OE Setup Time		1			μs
t <sub>CES</sub>	CE Setup Time	OE = V <sub>IH</sub>	1			μs
t <sub>DS</sub>	Data Setup Time		1			μs
t <sub>VPS</sub>	V <sub>PP</sub> Setup Time		1			μS
t <sub>VCS</sub>	V <sub>CC</sub> Setup Time		1			μs
t <sub>AH</sub>	Address Hold Time		0			μs
t <sub>DH</sub>	Data Hold Time		1			μs
t <sub>DF</sub>	Output Enable to Output Float Delay	CE = V <sub>IL</sub>	0		60	μs
tpw	Program Pulse Width		95	100	105	μs
<sup>t</sup> OE	Data Valid from OE	CE = V <sub>IL</sub>			100	ns
lpp	V <sub>PP</sub> Supply Current during Programming Pulse	$\overline{CE} = V_{IL}, \overline{PGM} = V_{IL}$			30	mA
lcc	V <sub>CC</sub> Supply Current				30	mA
TA	Temperature Ambient		20	25	30	°C
Vcc	Power Supply Voltage		6	6.25	6.5	٧
V <sub>PP</sub>	Programming Supply Voltage		12.5	12.75	13	٧
t <sub>FR</sub>	Input Rise, Fall Time		5			ns
V <sub>IL</sub>	Input Low Voltage		-0.1	0	0.45	٧
VIH	Input High Voltage		2.4	4		٧
t <sub>IN</sub>	Input Timing Reference Voltage		0.8		2	٧
tout	Output Timing ReferenceVoltage		0.8		2	٧

### Programming Waveforms (Note 3)



Note 1: National's standard product warranty applies only to devices programmed to specifications described herein

Note 2:  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ . The EPROM must not be inserted into or removed from a board with voltage applied to  $V_{PP}$  or  $V_{CC}$ 

TL/D/12309-6

Note 3: The maximum absolute allowable voltage which may be applied to the V<sub>PP</sub> pin during programming is 14V. Care must be taken when switching the V<sub>PP</sub> supply to prevent any overshoot from exceeding this 14V maximum specification. At least a 0.1 µF capacitor is required across V<sub>PP</sub>, V<sub>CC</sub> to GND to suppress spurious voltage transients which may damage the device

Note 4: Programming and program venify are tested with the Fast Program Algorithm, at typical power supply voltages and timings

Note 5: During power up the PGM pin must be brought high ( < VIH) whether coincident with or before power is applied to VPP

6501126 0071547 T41 📟

# **Functional Description**

### **DEVICE OPERATION**

The six modes of operation of the EPROM are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are  $V_{CC}$  and  $V_{PP}$ . The  $V_{PP}$  power supply must be at 12.75V during the three programming modes, and must be at 5V in the other three modes.

#### Read Mode

The EPROM has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{\text{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\text{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{ACC}$ ) is equal to the delay from  $\overline{\text{CE}}$  to output ( $t_{CE}$ ). Data is available at the outputs  $t_{OE}$  after the falling edge of  $\overline{\text{OE}}$ , assuming that  $\overline{\text{CE}}$  has been low and addresses have been stable for at least  $t_{ACC} - t_{OE}$ .

### Standby Mode

The EPROM has a standby mode which reduces the active power dissipation by over 99%, from 165 mW to 0.55 mW. The EPROM is placed in the standby mode by applying a CMOS high signal to the  $\overline{\text{CE}}$  input. When in standby mode, the outputs are in a high impedance state, independent of the  $\overline{\text{OE}}$  input.

#### **Output Disable**

The EPROM is placed in output disable by applying a TTL high signal to the OE input. When in output disable all circuitry is enabled, except the outputs are in a high impedance state (TRI-STATE).

#### **Output OR-Tying**

Because the EPROM is usually used in larger memory arrays, National has provided a 2-line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To use these two control lines most efficiently, it is recommended that  $\overline{CE}$  be decoded and used as the primary device selecting function, while  $\overline{OE}$  be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all selected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

### **Programming**

CAUTION: Exceeding 14V on pin 1 (V<sub>PP</sub>) will damage the EPROM.

Initially, and after each erasure, all bits of the EPROM are in the "1's" state. Data is introduced by selectively programming "0's" into the desired bit locations. Although only "0's" will be programmed, both "1's" and "0's" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The EPROM is in the programming mode when the  $V_{PP}$  power supply is at 12.75V and  $\overline{OE}$  is at  $V_{IH}$ . It is required that at least a 0.1  $\mu$ F capacitor be placed across  $V_{PP}$ ,  $V_{CC}$  to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, an active low, TTL program pulse is applied to the  $\overline{PGM}$  input. A program pulse must be applied at each address location to be programmed. The EPROM is programmed with the Fast Programming Algorithm shown in *Figure 1*. Each address is programmed with a series of 100  $\mu s$  pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will program with a single 100  $\mu s$  pulse.

The EPROM must not be programmed with a DC signal applied to the PGM input.

Programming multiple EPROMs in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the parallel EPROM may be connected together when they are programmed with the same data. A low level TTL pulse applied to the  $\overline{\text{PGM}}$  input programs the paralleled EPROM.

#### Program Inhibit

Programming multiple EPROMs in parallel with different data is also easily accomplished. Except for  $\overline{CE}$ , all like inputs (including  $\overline{OE}$ ) of the parallel EPROMs may be common. A TTL low level program pulse applied to an EPROM's  $\overline{CE}$  input with  $V_{PP}$  at 12.75V will program that EPROM. A TTL high level  $\overline{CE}$  input inhibits the other EPROMs from being programmed.

### **Program Verify**

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verity may be performed with  $V_{PP}$  at 12.75V.  $V_{PP}$  must be at  $V_{CC}$ , except during programming and program verify.

#### After Programming


Opaque labels should be placed over the EPROM window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.

#### Manufacturer's Identification Code

The EPROM has a manufacturer's identification code to aid in programming. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

The manufacturer's identification code, shown in Table II, specifically identifies the manufacturer and device type. The code for NM27P010 is "8F86", where "8F" designates that it is made by National Semiconductor, and "86" designates a 1 Mbit (128k x 8) part.

The code is accessed by applying 12V  $\pm$  0.5V to address pin A9. Addresses A1–A8, A10–A16, and all control pins are held at V<sub>IL</sub>. Address pin A0 is held at V<sub>IL</sub> for the manufacturer's code, and held at V<sub>IH</sub> for the device code. The code is read on the eight data pins, O0–O7. Proper code access is only guaranteed at 25°C  $\pm$  5°C.



# Functional Description (Continued)

#### **Erasure Characteristics**

The erasure characteristics of the device are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000Å-4000Å range.

The recommended erasure procedure for the EPROM is exposure to short wave ultraviolet light which has a wavelength of 2537Å. The integrated dose (i.e., UV intensity  $\times$  exposure time) for erasure should be minimum of 15W-sec/cm2.

The EPROM should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

An erasure system should be calibrated periodically. The distance from lamp to device should be maintained at one inch. The erasure time increases as the square of the distance from the lamp. (If distance is doubled the erasure time increases by a factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed, or the lamp has aged, the system should be checked to make

certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

#### **System Consideration**

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, ICC, has three segments that are of interest to the system designer: the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated V<sub>CC</sub> transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a 0.1 µF ceramic capacitor be used on every device between V<sub>CC</sub> and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a 4.7 µF bulk electrolytic capacitor should be used between V<sub>CC</sub> and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

### **Mode Selection**

The modes of operation of the NM27P010 are listed in Table I. A single 5V power supply is required in the read mode. All inputs are TTL levels except for  $V_{PP}$  and A9 for device signature.

**TABLE I. Mode Selection** 


Pins Mode	CF		ŌĒ	V <sub>PP</sub>	Vcc	Outputs				
Read	VIL	Х	VIL	X (Note 1)	5V	Dout				
Output Disable	х	X	V <sub>IH</sub>	X	5V	High Z				
Standby	V <sub>IH</sub>	×	Х	Х	5V	High Z				
Programming	VIL	V <sub>IL</sub> (Note 2)	V <sub>IH</sub>	12.75V	6.25V	D <sub>IN</sub>				
Program Verify	VIL	V <sub>IH</sub>	VIL	12.75V	6.25V	DOUT				
Program Inhibit	V <sub>IH</sub>	×	Х	12.75V	6.25V	High Z				


Note 1: X can be V<sub>IL</sub> or V<sub>IH</sub>

Note 2: PGM should not be DC value


**TABLE II. Manufacturer's Identification Code** 

Pins	A0 (12)	A9 (26)	07 (21)	O6 (19)	O5 (18)	04 (17)	O3 (16)	O2 (15)	O1 (14)	O0 (13)	Hex Data
Manufacturer Code	V <sub>IL</sub>	12V	1	0	0	0	1	1	1	1	8F
Device Code	V <sub>IH</sub>	12V	1	0	0	0	0	1	1	0	86





### Physical Dimensions inches (millimeters) (Continued)



32-Lead PLCC Package
Order Number NM27P010VXXX
NS Package Number VA32A

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 2900 Semiconductor Drive P O Box 58090 Santa Clara, CA 95052 8090 Tel 1(800) 272-9959 TWX (910) 339-9240 National Semiconductor GmbH Industriestrasse 10 D-82256 Furstenfeldbruck Germany Tel (0 81-41) 103-0

Fax (0-81-41) 10-35 06

Teley 527649

National Semiconductor Japan Ltd. Sumutomo Chemical Engineering Center Bldg 7F 1 7 1, Nakase Mihama Ku Chiba City. Giba Prefecture 261 Tel (043) 299-2300 Fax (043) 299 2500 National Semiconductor Hong Kong Ltd. 13th Floor Straight Block Ocean Centre 5 Canton Rd Tsmshatsui Kowloon Hong Kong Tel (852) 737-1600 Telax 51392 NSHKI National Semiconductorea Do Brazil Ltda. Rue Deputado Lacorda Franco 120-3A Sao Paulo SP Brazil 05418 000 Tel (55-11) 212 5066 Telex 391 1131931 NSBR BR Fax (55 11) 212 1181 National Semiconducto (Australia) Pty, Ltd 16 Business Park Dr Notting Hill VIC 3168 Australia Tel (3) 558 9999 Fax (3) 558 9998

6501126 0071553 245

oat

3) 299-2300 Fax (852) 736-9960 Fax (55 3) 299-2500 Fax (852) 736-9960 Fax (55 oatent licenses are implied and National reserves the right at any time

48576