

MPV5 Series 9x14 mm, 5.0 Volt, PECL, VCXO






- LVDS and PECL Output Logic With Good Integrated Jitter Performance (5 ps)
- Phase-Locked Loops (PLL's), Clock Recovery, Reference Signal Tracking, Synthesizers, Frequency Modulation/ Demodulation








Pin Connections

PIN	FUNCTION			
1	Control Voltage			
2	Tri-state or N/C			
3	Ground/Case			
4	Output Q			
5	Output Q or N/C			
6	+Vcc			



SUGGESTED SOLDER PAD LAYOUT

0.346 (8.80) $\mathbf{H} \mathbf{H} \mathbf{H}$ $\mathbf{H} \mathbf{H} \mathbf{H}$ — 0.100 (2.54)

0.200 (5.08)

M-tron reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of such product.

MPV5 Series 9x14 mm, 5.0 Volt, PECL, VCXO





	PARAMETER	Symbol	Min.	Тур.	Max.	Units	Condition	
	Frequency Range	F	0.75		800	MHz	See Note 1	
	Frequency Stability	∆F/F	(See Ordering Information)				See Note 2	
	Operating Temperature	Ts	-40		+85	°C	See ordering info.	
	Storage Temperature	TA	-55		+125	°C		
	Input Voltage	Vcc	4.75	5.0	5.25	٧		
	Input Current	ldd						
	0.75 MHz to 24 MHz				60	mA		
	24 MHz to 160 MHz				100	mA		
	160 MHz to 800 MHz				120	mA		
	Symmetry (Duty Cycle)		40	50	60	%	@ Vcc -1.3 VDC	
	Load						See Note 3	
	Rise/Fall Time	Tr/Tf		.35	.55	ns	@ 20/80%	
	Logic "1" Level	Voh	Vcc -1.02			V		
	Logic "0" Level	Vol			Vcc -1.63	V		
	Cycle to Cycle Jitter						1 Sigma	
	@ 38.88 MHz			5.5	7	ps RMS		
<u>ء</u> ا	@ 155.52 MHz			10	20	ps RMS		
₫	@ 622.08 MHz			10	20	ps RMS		
Electrical Specifications	Phase Jitter	φJ					Integrated 12 kHz - 20 MHz	
l ii	@ 38.88 MHz			.3	.5	ps RMS		
ß	@ 155.52 MHz			3	5	ps RMS		
<u>ख</u>	@ 622.08 MHz			3	5	ps RMS		
#	Peak to Peak Jitter (+/-)	Tj					@ BER 1E-12	
#	@ 38.88 MHz			2.1	3.5	ps RMS		
"	@ 155.52 MHz			21	35	ps RMS		
	@ 622.08 MHz			21	35	ps RMS		
	Phase Noise (Typical)	10 Hz	100 Hz	1 kHz	10 kHz	100 kHz	Offset from carrier	
	@ 38.88 MHz	-65	-97	-127	-143	-153	dBc/Hz	
	@ 155.52 MHz	-50	-80	-112	-128	-125	dBc/Hz	
	@ 622.08 MHz	-50	-80	-110	-123	-120	dBc/Hz	
	Modulation Bandwidth	fm			10k	Hz	-3 dB bandwidth	
	Input Impedance	Zin	50			K Ω		
	Control Voltage	Vcc	0.5	2.5	5	V	Pin 1 voltage	
	Center Frequency	Vc0		2.5		V		
	Linearity			5	10	%		
	Pullability	APR	(See Order	ring Inforr	nation)		See Note 4	
	Tri-state Output "On"	OE	2.8			V	Pin 2 voltage	
\Box	Tri-state Output "Off"	OE			0.6	V	Pin 2 voltage	
Environmental	Mechanical Shock	Per MIL-STD-202, Method 213, Condition C						
	Vibration	Per MIL-STD-202, Method 201 & 204						
o l	Reflow Solder Conditions	See "Figure 2" on page 147						
ķ	Hermeticity	Per MIL-STD-202, Method 112 (1 x 10° atm.cc/s of helium)						
15	Solderability Per MIL-STD-883, Method 2003							

Frequencies above 70 MHz utilize a PLL design. Fundamental and PLL designs are available for other frequencies. Contact factory.
Stability is given for deviation over temperature.
PECL load - see load circuit diagram #3 on page 148.
APR specification inclusive of initial tolerance, deviation over temperature, shock, vibration, supply voltage, and aging.

M-tron reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of such product.