



Dual-Readout SIMM  
Top View

GND	65	1	GND
PD <sub>0</sub>	66	2	PD <sub>1</sub>
PD <sub>2</sub>	67	3	PD <sub>3</sub>
NC	68	4	NC
NC	69	5	NC
NC	70	6	NC
GND	71	7	GND
NC	72	8	NC
TAG <sub>7</sub>	73	9	TAG <sub>6</sub>
V <sub>CC</sub>	74	10	V <sub>CC</sub>
TAG <sub>5</sub>	75	11	TAG <sub>4</sub>
TAG <sub>3</sub>	76	12	TAG <sub>2</sub>
GND	77	13	GND
TAG <sub>1</sub>	78	14	TAG <sub>0</sub>
DIRTYWE	79	15	TAGWE
V <sub>CC</sub>	80	16	V <sub>CC</sub>
DIRTYIN	81	17	DIRTYOUT
HACALE	82	18	NC
GND	83	19	GND
HA <sub>4</sub>	84	20	HA <sub>5</sub>
HA <sub>6</sub>	85	21	HA <sub>7</sub>
V <sub>CC</sub>	86	22	V <sub>CC</sub>
HA <sub>8</sub>	87	23	HA <sub>9</sub>
HA <sub>10</sub>	88	24	HA <sub>11</sub>
GND	89	25	GND
HA <sub>12</sub>	90	26	HA <sub>13</sub>
HA <sub>14</sub>	91	27	HA <sub>15</sub>
V <sub>CC</sub>	92	28	V <sub>CC</sub>
HA <sub>16</sub>	93	29	HA <sub>17</sub>
HA <sub>18</sub>	94	30	HA <sub>19</sub>
GND	95	31	GND
CACS <sub>0</sub>	96	32	CACS <sub>1</sub>
NC	97	33	NC
HA3B <sub>0</sub>	98	34	HA3B <sub>1</sub>
GND	99	35	GND
CDOE <sub>0</sub>	100	36	CDOE <sub>1</sub>
GND	101	37	GND
CAWE <sub>0</sub>	102	38	CAWE <sub>1</sub>
CAWE <sub>2</sub>	103	39	CAWE <sub>3</sub>
GND	104	40	GND
HD <sub>0</sub>	105	41	HD <sub>1</sub>
HD <sub>2</sub>	106	42	HD <sub>3</sub>
V <sub>CC</sub>	107	43	V <sub>CC</sub>
HD <sub>4</sub>	108	44	HD <sub>5</sub>
HD <sub>6</sub>	109	45	HD <sub>7</sub>
GND	110	46	GND
HD <sub>8</sub>	111	47	HD <sub>9</sub>
HD <sub>10</sub>	112	48	HD <sub>11</sub>
V <sub>CC</sub>	113	49	V <sub>CC</sub>
HD <sub>12</sub>	114	50	HD <sub>13</sub>
HD <sub>14</sub>	115	51	HD <sub>15</sub>
GND	116	52	GND
HD <sub>16</sub>	117	53	HD <sub>17</sub>
HD <sub>18</sub>	118	54	HD <sub>19</sub>
V <sub>CC</sub>	119	55	V <sub>CC</sub>
HD <sub>20</sub>	120	56	HD <sub>21</sub>
HD <sub>22</sub>	121	57	HD <sub>23</sub>
GND	122	58	GND
HD <sub>24</sub>	123	59	HD <sub>25</sub>
HD <sub>26</sub>	124	60	HD <sub>27</sub>
V <sub>CC</sub>	125	61	V <sub>CC</sub>
HD <sub>28</sub>	126	62	HD <sub>29</sub>
HD <sub>30</sub>	127	63	HD <sub>31</sub>
GND	128	64	GND

7490-2



**Signal Descriptions**

Signal	Type	Description
TAG <sub>7-0</sub>	I/O	Cache Tag Data Bus
TAGWE	I	Tag Write Enable
DIRTYWE	I	Dirty Bit Write Enable
DIRTYIN	I	Dirty Bit In
DIRTYOUT	O	Dirty Bit Out
HACALE	I	Host Address Bus Latch Enable
HA <sub>19-4</sub>	I	Host Address Bus.
CACS <sub>1-0</sub>	I	Cache Memory Chip Selects
HA3B <sub>1-0</sub>	I	Host Address A3 Bank Select
CDOE <sub>1-0</sub>	I	Cache Data Output Enable
CAWE <sub>3-0</sub>	I	Cache Write Enables
HD <sub>31-0</sub>	I/O	Host Data Bus
PD <sub>3-0</sub>	O	Presence Detect Pins (see below)
NC	-	Reserved for future use.

**Presence Detect Scheme**

Device	PD3	PD2	PD1	PD0
CYM7490	Open	Open	Open	GND
CYM7491	Open	Open	GND	Open
CYM7492	Open	Open	GND	GND

**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Supply Voltage to Ground Potential (Pin 28 to Pin 14) ..... - 0.5V to +7.0V

Storage Temperature ..... - 55°C to +150°C




**Electrical Characteristics** Over the Operating Range

Parameter	Description	Test Conditions	CYM7490-15, 20 CYM7491-15, 20 CYM7492-15, 20		Unit
			Min.	Max.	
V <sub>CC</sub>	Supply Voltage		4.5	5.5	V
T <sub>AMB</sub>	Ambient Temperature	Commercial	0	70	°C
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min. I <sub>OH</sub> = -4.0 mA	2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min. I <sub>OL</sub> = 8.0 mA		0.4	V
V <sub>IH</sub>	Input HIGH Voltage Level		2.2	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage Level		-0.5	0.8	V
I <sub>IN</sub>	Input Leakage Output	V <sub>CC</sub> = Max., 0 ≤ V <sub>IN</sub> ≤ V <sub>SS</sub>		±20	µA
I <sub>OUT</sub>	Operating Leakage Current	CS = V <sub>IH</sub> , V <sub>CC</sub> = Max., V <sub>SS</sub> ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>		±20	µA
I <sub>CC1</sub>	Operating Current	CACS <sub>n</sub> = V <sub>IL</sub> , Outputs Open, f = f <sub>MAX</sub>		1300	mA
I <sub>SB1</sub>	Standby Current - TTL Levels	CACS <sub>n</sub> ≥ V <sub>CC</sub> - 0.2, V <sub>CC</sub> = Max., V <sub>CC</sub> - 0.2 ≤ V <sub>IN</sub> ≤ 0.2, Outputs Open		800	mA
I <sub>SB2</sub>	Standby Current - CMOS Levels	CACS <sub>n</sub> ≥ V <sub>CC</sub> - 0.2, V <sub>CC</sub> = Max., V <sub>CC</sub> - 0.2 ≤ V <sub>IN</sub> ≤ 0.2, Outputs Open		400	mA

**Capacitance**

Parameter	Description	Test Conditions	Max.	Unit
C <sub>ADDR</sub>	Input Capacitance, HA <sub>19-4</sub> , CAA3 <sub>1-0</sub>	f = 1 MHz	50	pF
C <sub>WE</sub>	Input Capacitance, CAWE <sub>1-0</sub> , TAGWE	f = 1 MHz	30	pF
C <sub>WE2</sub>	Input Capacitance, DIRTYWE, HACALE	f = 1 MHz	20	pF
C <sub>CSOE</sub>	Input Capacitance, CACS <sub>1-0</sub> , CDOE <sub>1-0</sub>	f = 1 MHz	50	pF
C <sub>DATA</sub>	Input/Output Capacitance, HD <sub>31-0</sub>	f = 1 MHz	90	pF
C <sub>TAG</sub>	Input/Output Capacitance, TAG <sub>7-0</sub> , DIRTYIN, DIRTYOUT	f = 1 MHz	30	pF


**AC Test Loads and Waveforms**



7490-3

7490-4

Equivalent to: THÉVENIN EQUIVALENT



**Switching Characteristics** Over the Operating Range

Parameter	Description	7490–15 7491–15 7492–15		7490–20 7491–20 7492–20		Unit
		Min.	Max.	Min.	Max.	
<b>ADDRESS LATCH</b>						
t <sub>LPW</sub>	Latch Pulse Width	5		5		ns
t <sub>LSD</sub>	Data Set-Up to ALE Positive	2		2		ns
t <sub>LHD</sub>	Data Hold from ALE Positive	1.5		1.5		ns
<b>READ CYCLE – Data SRAM Read Timing</b>						
t <sub>RC</sub>	Read Cycle Time	20		25		ns
t <sub>AA</sub>	Address Access Time (Latch Transparent)		20		25	ns
t <sub>OE</sub>	Output Enable to Output Valid		10		10	ns
t <sub>CE</sub>	Chip Enable to Data Valid		15		20	ns
t <sub>OHA</sub>	Data Hold After Address Change	3		3		ns
t <sub>TLZCE</sub>	Chip Enable to Outputs in Low Z	3		3		ns
t <sub>HZCE</sub>	Chip Disable to Outputs in High Z		8		10	ns
t <sub>OLZ</sub>	Output Enable to Output in Low Z	0		0		
t <sub>OHZ</sub>	Output Disable to Outputs in High Z		8		10	ns
<b>READ CYCLE – Tag SRAM Read Timing</b>						
t <sub>TDRC</sub>	Read Cycle Time	15		20		ns
t <sub>TAA</sub>	Address Access Time		15		20	ns
t <sub>TCE</sub>	Chip Enable to Data Valid		15		20	ns
t <sub>TOHA</sub>	Data Hold After Address Change	3		3		ns
t <sub>TLZCE</sub>	Chip Enable to Outputs in Low Z	3		3		ns
t <sub>THZCE</sub>	Chip Disable to Outputs in High Z		8		8	ns
<b>READ CYCLE – Dirty SRAM Read Timing</b>						
t <sub>DRC</sub>	Read Cycle Time	20		25		ns
t <sub>DAA</sub>	Address Time		20		25	ns
t <sub>DOHA</sub>	Data Hold After Address Change	3		3		ns
<b>WRITE CYCLE – Data SRAM Write Timing</b>						
t <sub>WC</sub>	Write Cycle Time	20		25		ns
t <sub>SCE</sub>	Chip Enable to End of Write	10		15		ns
t <sub>AW</sub>	Address Set-up to End of Write	20		25		ns
t <sub>AH</sub>	Address Hold from End of Write	0		0		ns
t <sub>SA</sub>	Address Set-Up from Beginning of Write	5		5		ns
t <sub>PWE</sub>	Write Pulse Width	10		15		ns
t <sub>SD</sub>	Data Set-Up to End of Write	7		10		ns
t <sub>HD</sub>	Data Hold from End of Write	0		0		ns
t <sub>TLZWE</sub>	Write High to Outputs in Low Z	3		3		ns
t <sub>HZWE</sub>	Write Low to Outputs in High Z		7		10	ns



Switching Characteristics (continued)

Parameter	Description	7490-15 7491-15 7492-15		7490-20 7491-20 7492-20		Unit
		Min.	Max.	Min.	Max.	
<b>WRITE CYCLE – Tag SRAM Write Timing</b>						
t <sub>TWC</sub>	Write Cycle Time	15		15		ns
t <sub>TSCE</sub>	Chip Enable to End of Write	10		10		ns
t <sub>TAW</sub>	Address Set-Up to End of Write	10		10		ns
t <sub>TAH</sub>	Address Hold from End of Write	0		0		ns
t <sub>TSA</sub>	Address Set-Up from Beginning of Write	0		0		ns
t <sub>TPWE</sub>	Write Pulse Width	10		10		ns
t <sub>TSD</sub>	Data Set-Up to End of Write	7		7		ns
t <sub>THD</sub>	Data Hold from End of Write	0		0		ns
t <sub>TLZWE</sub>	Write High to Outputs in Low Z	3		3		ns
t <sub>THZWE</sub>	Write Low to Outputs in High Z		7		7	ns
<b>WRITE CYCLE – Dirty SRAM Write Timing</b>						
t <sub>DWC</sub>	Write Cycle Time	20		20		ns
t <sub>DAW</sub>	Address Set-Up to End of Write	17		17		ns
t <sub>DAH</sub>	Address Hold from End of Write	0		0		ns
t <sub>DSA</sub>	Address Set-Up from Beginning of Write	5		5		ns
t <sub>DPWE</sub>	Write Pulse Width	12		12		ns
t <sub>DSD</sub>	Data Set-Up to End of Write	10		10		ns
t <sub>DHD</sub>	Data Hold from End of Write	0		0		ns
t <sub>DLZWE</sub>	Write High to Outputs in Low Z	5		5		ns
t <sub>DHZWE</sub>	Write Low to Outputs in High Z		7		7	ns

Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Cache Size
15 (Data and Tag/Dirty)	CYM7490PM-15	PM05	128-Pin Dual-Readout SIMM	64 Kbyte
20 (Data), 15 (Tag/Dirty)	CYM7490PM-20	PM05	128-Pin Dual-Readout SIMM	
Speed (ns)	Ordering Code	Package Name	Package Type	Cache Size
15 (Data and Tag/Dirty)	CYM7491PM-15	PM06	128-Pin Dual-Readout SIMM	256 Kbyte
20 (Data), 15 (Tag/Dirty)	CYM7491PM-20	PM06	128-Pin Dual-Readout SIMM	
Speed (ns)	Ordering Code	Package Name	Package Type	Cache Size
15 (Data and Tag/Dirty)	CYM7492PM-15	PM07	128-Pin Dual-Readout SIMM	1 Mbyte
20 (Data), 15 (Tag/Dirty)	CYM7492PM-20	PM07	128-Pin Dual-Readout SIMM	

Document #: 38-M-00061