DW OR NT PACKAGE


(TOP VIEW)

SDAS028B - APRIL 1984 - REVISED JANUARY 1995

- 3-State I/O-Type Read-Back Inputs
- Bus-Structured Pinout
- True Logic Outputs
- Designed With Nine Bits for Parity Applications
- Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic (NT) 300-mil DIPs

description

This 9-bit latch is designed specifically for storing the contents of the input data bus and providing the capability of reading back the stored data onto the input data bus. In addition, this device provides a 3-state buffer-type output and is easily implemented in parity applications.




The nine latches are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. The Q outputs are in the 3-state condition when the output-enable (\overline{OEQ}) input is high.

Read back is provided through the output-enable (OERB) input. When OERB is taken low, the data present at the output of the data latches is allowed to pass back onto the input data bus. When OERB is taken high, the output of the data latches is isolated from the D inputs. OERB does not affect the internal operation of the latches; however, precautions should be taken not to create a bus conflict.

The SN74ALS992 is characterized for operation from 0°C to 70°C.

logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




SDAS028B - APRIL 1984 - REVISED JANUARY 1995

logic diagram (positive logic)



timing diagram



 $\overline{\text{CLR}} = \text{H}, \overline{\text{OEQ}} = \text{L}$

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V _{CC}	7 V
Input voltage, V _I (OERB, OEQ, CLR, and LE)	7 V
Voltage applied to D inputs and to disabled 3-state outputs	5.5 V
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range	-65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



[†] This setup time ensures that the read-back circuit will not create a conflict on the input data bus.

recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	/CC Supply voltage		4.5	5	5.5	V
VIH	/IH High-level input voltage		2			V
V_{IL}	Low-level input voltage				0.8	V
ЮН	High-level output current	Q			-2.6	mA
		D			-0.4	
lOL	Low-level output current	Q			24	mA
		D			8	
t _W	Pulse duration	LE high	10			ns
		CLR low	10			
t _{su}	Setup time	Data before LE↓	10			ns
		Data before OERB↓	10			
th	h Hold time, data after LE↓		5			ns
T _A	Operating free-air temperature		0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER TEST CONDITIONS MIN TYP [†] M		MAX	UNIT				
٧ _{IK}		$V_{CC} = 4.5 V,$	I _I = -18 mA			-1.2	V	
Vон	All outputs	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2			V	
	Q	$V_{CC} = 4.5 V,$	$I_{OH} = -2.6 \text{ mA}$	2.4	3.2		V	
V _{OL}	D V _{CC} = 4.5 V	I _{OL} = 4 mA		0.25	0.4	V		
		$I_{OL} = 8 \text{ mA}$		0.35	0.5			
		V 45V	$I_{OL} = 12 \text{ mA}$		0.25	0.4	v	
	Q V _{CC} = 4.5 V	I _{OL} = 24 mA		0.35	0.5			
lozh	Q	$V_{CC} = 5.5 V,$	$V_0 = 2.7 \text{ V}$			20	μΑ	
lozL	Q	$V_{CC} = 5.5 V,$	V _O = 0.4 V			-20	μΑ	
1 ₁	D inputs	V _{CC} = 5.5 V	V _I = 5.5 V			0.1	mA	
	All others	vCC = 2:2 v	V _I = 7 V			0.1		
_	D inputs‡	V00 - 5 5 V	V ₁ = 27.7′ v			20		
۱н	All others	V _{CC} = 5.5 V,				20	μΑ	
IIL	D inputs‡	V00 - 5 5 V	V049/ v			-0.1		
	All others	V _{CC} = 5.5 V,	V =°0′.'¥′ ∨			-0.1 mA	IIIA	
IO§		V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	mA	
		Outputs high		30	50	mA		
Icc		<u>V_CC</u> = 5.5 V,	Outputs low		50		80	
		<u> </u>	Outputs disabled		35	55		

[†] All typical values are at $V_{CC} = 5$ V, $T_A = 25^{\circ}$ C. ‡ For I/O ports (Q_A thru Q_H), the parameters I_{IH} and I_{IL} include the off-state output current.

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

SN74ALS992 9-BIT D-TYPE TRANSPARENT READ-BACK LATCH WITH 3-STATE OUTPUTS SDAS028B - APRIL 1984 - REVISED JANUARY 1995

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 C _L = 50 pF T _A = MIN to	UNIT	
			MIN	MAX	
tPLH	D		3	14	ns
^t PHL		Q	4	16	115
^t PLH	LE		6	20	ns
^t PHL	LE	Q	8	25	115
t =	CLR	Q	6	20	
t _{PHL}		CLR	D	8	26
t _{en} ‡	OERB		4	21	
t _{dis} §		D	2	14	ns
t _{en} ‡	ŌEQ		4	18	
t _{dis} §		Q	1	14	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



 $t_{en} = t_{PZH} \text{ or } t_{PZL}$ $t_{dis} = t_{PHZ} \text{ or } t_{PLZ}$

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. When measuring propagation delay times of 3-state outputs, switch S1 is open.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_f = t_f = 2$ ns, duty cycle = 50%.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated