

## High Performance Step-Down DC-DC Converter With Adjustable Output Voltage

### FEATURES

- 2-MHz PWM Operation
- Integrated MOSFET Switches
- 2.6-V to 6.0-V Input Voltage Range
- Minimal Number of External Components
- Up to 96% conversion efficiency
- 600-mA Load Capability
- 100% Duty Cycle Allows Low Dropout
- Integrated Compensation Circuit
- Over-Current Protection
- Shutdown Current < 2  $\mu$ A
- Thermal Shutdown
- Integrated UVLO
- 10-Pin MSOP and Space Saving MLP33 Packaging

- Synchronizable to 13-MHz Clock
- User Selectable PWM, PSM, or AUTO Mode
- PSM Frequency  $\geq$  20 kHz for Inaudible Harmonics

### APPLICATIONS

- W-CDMA Cell Phone
- PDAs/Palmtop PCs
- LCD Modules
- Portable Image Scanners
- GPS Receivers
- Smart Phones
- MP3 Players
- 3G Cell Phone
- Digital Cameras

### DESCRIPTION

The Si9175 is a high efficiency 600-mA step down converter with internal low on resistance power MOSFET switch and synchronous rectifier transistors. It is designed to convert one cell Lilon battery or three cell alkaline battery voltages to a dynamically adjustable dc output. The integrated high frequency error amplifier with internal compensation minimizes external components.


minimize system noise, the switching frequency can be synchronized to an external 13-MHz clock.

PSM mode provides increased efficiency at light loads. In PSM mode the oscillator frequency is kept above 20 kHz to avoid audio band interference. When operating in Auto mode, the converter automatically selects operating in either PWM or PSM mode according to load current demand.

In order to insure efficient conversion throughout the entire load range, PWM (pulse width modulation), PSM (pulse skipping mode) or Auto mode can be selected. In PWM mode, 2-MHz switching permits use of small external inductor and capacitor sizes allowing *one of the smallest solutions*. To

The Si9175 is available in the 10-pin MSOP and the even smaller MLP33 package and is specified to operate over the industrial temperature range of  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ . The Si9175 packaged in the MLP33 package is available in both standard and lead (Pb)-free.

### TYPICAL APPLICATIONS CIRCUIT



## Vishay Siliconix

## ABSOLUTE MAXIMUM RATINGS

Voltages Referenced to AGND = 0 V	
$V_{IN}, V_{DD}$ .....	6.2 V
$Lx, \overline{SD}, MODE, FB, C_{REF}, SYNC$ .....	-0.3 to 6.2 V (or to $V_{DD} + 0.3$ V whichever is less)
GND .....	-0.3 to +0.3 V
ESD Rating .....	2 kV
Storage Temperature .....	-65 to 125°C
Operating Junction Temperature .....	150°C
Power Dissipation (Package) <sup>a</sup>	
10-pin MSOP <sup>b</sup> .....	481 mW
10-pin MLP33 .....	915 mW

Thermal Impedance ( $\Theta_{JA}$ )	
10-Pin MSOP .....	135°C/W
10-Pin MLP33 .....	71°C/W
Peak Inductor Current .....	1.8 A

## Notes

- Device mounted with all leads soldered or welded to PC board.
- Derate 7.4 mW/°C above 85°C.
- Derate 14 mW/°C above 85°C.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING RANGE

$V_{IN}$ Range .....	2.6 V to 5.5 V
$C_{IN}$ .....	10 $\mu$ F Ceramic
$C_{OUT}$ .....	4.7 $\mu$ F Ceramic

Inductor .....	2.2 $\mu$ H
Operating Load Current PWM Mode .....	0 to 600 mA
Operating Load Current PSM Mode .....	0 to 150 mA

SPECIFICATIONS								
Parameter	Mode <sup>f</sup>	Symbol	Test Conditions Unless Specified -40°C to 85°C, $V_{IN} = V_{DD}$ , $C_{IN} = 10 \mu F$ , $C_{OUT} = 4.7 \mu F$ $L = 2.2 \mu H$ , $2.6 V \leq V_{IN} \leq 5.5 V$ , $R_1 = 11.3 k\Omega$ , $R_2 = 20 k\Omega$	Limits			Unit	
				Min <sup>a</sup>	Typ <sup>b</sup>	Max <sup>a</sup>		
<b>Under Voltage Lockout (UVLO)</b>								
Under Voltage Lockout (turn-on)			$V_{IN}$ rising	2.3		2.5	V	
Hysteresis					0.1			
<b>Shutdown (<math>\overline{SD}</math>)</b>								
Logic HIGH		$V_{SDH}$		1.6			V	
Logic LOW		$V_{SDL}$				0.4		
Delay to Output <sup>c</sup>		$t_{en}$	Settle Within $\pm 2\%$ accuracy $\overline{SD}$ rising $t_r < 1 \mu s$	$R_L = 3.3 \Omega$		100	$\mu s$	
				$R_L = 51 \Omega$	100			
Pull Down		$I_{SD}$	Input at $V_{IN}$				$\mu A$	
<b>Mode Selection Tri-Level Logic (MODE)</b>								
MODE Pin HIGH	PWM			$V_{IN} - 0.4$	$V_{IN}$		V	
MODE Pin LOW	Auto					0.4		
Mode Pin Input Current			MODE = GND		-5		$\mu A$	
			MODE = $V_{IN}$		5			
<b>Oscillator</b>								
Frequency		$f_{OSC}$		1.6	2	2.4	MHz	
<b>External Clock Synchronization (SYNC)</b>								
Frequency			SYNC Input = 500 mV <sub>p-p</sub>		13		MHz	
Ac Coupled Sinewave			Frequency = 13 MHz	0.2		0.8	V <sub>p-p</sub>	
<b>Error Amplifier (FB Pin)</b>								
FB Voltage Accuracy		$V_{FB}$		$T_A = 25^\circ C$	1.190	1.215	1.240	V
				$T_A = -40$ to $85^\circ C$	1.173		1.257	
Power Supply Rejection		PSRR	$V_{IN} = 2.6 V$ to $5.5 V_{DC}$		60		db	
Input Bias Current		$I_{FB}$	$V_{FB} = 1.25 V$	-1	0.01	1	$\mu A$	




SPECIFICATIONS								
Parameter	Mode <sup>f</sup>	Symbol	Test Conditions Unless Specified -40°C to 85°C, V <sub>IN</sub> = V <sub>DD</sub> , C <sub>IN</sub> = 10 μF, C <sub>OUT</sub> = 4.7 μF L = 2.2 μH, 2.6 V ≤ V <sub>IN</sub> ≤ 5.5 V, R <sub>1</sub> = 11.3 kΩ, R <sub>2</sub> = 20 kΩ		Limits			Unit
					Min <sup>a</sup>	Typ <sup>b</sup>	Max <sup>a</sup>	
<b>Converter Operation</b>								
Maximum Output Current	PWM	I <sub>LOAD</sub>	V <sub>IN</sub> = 3.6 V		600			mA
Maximum Output Current	PSM	I <sub>LOAD</sub>	V <sub>IN</sub> = 3.6 V				150	mA
Dropout Voltage <sup>e</sup>		V <sub>DD</sub>	V <sub>IN</sub> = 2.6 V, I <sub>OUT</sub> = 600 mA			190	300	mV
Closed Loop Bandwidth		BW				300		kHz
Load Regulation <sup>c</sup>	PWM		V <sub>IN</sub> = 3.6 V V <sub>OUT</sub> = 1.9 V @ 25°C	I <sub>OUT</sub> = 30 mA to 600 mA		0.5		%
	PSM			I <sub>OUT</sub> = 30 mA to 75 mA		0.25		
Line Regulation	PWM		V <sub>OUT</sub> = 3.0 V, V <sub>IN</sub> = 3.5 V to 5.5 V			±0.1		%V
	PSM					±0.1		
PWM/PSM Switch Threshold Current		I <sub>AUpk</sub>				200		mA
Maximum Inductor Peak Current Limit		I <sub>Lpk</sub>				1500		
On Resistance	P-Channel	r <sub>DS(on)</sub>	V <sub>IN</sub> = 3.6 V			250		mΩ
	N-Channel					250		
Output Ripple Voltage	PWM		0.05 Ω C <sub>OUT</sub> (ESR)	I <sub>OUT</sub> = 600 mA		60		mV <sub>p-p</sub>
	PSM			I <sub>OUT</sub> = 30 mA		80		
Efficiency	PWM		V <sub>IN</sub> = 3.6 V, V <sub>OUT</sub> = 3.3 V	I <sub>OUT</sub> = 600 mA		90		%
	PSM			I <sub>OUT</sub> = 30 mA		80		
Frequency	PSM		I <sub>OUT</sub> ≥ 30 mA		20			kHz
<b>Supply Current</b>								
Input Supply Current	PWM	I <sub>SUPPLY</sub> (V <sub>DD</sub> & V <sub>IN</sub> )	I <sub>OUT</sub> = 0 mA, V <sub>IN</sub> = 3.6 V (not switching, FB = GND)			450	750	μA
	PSM					400		
Shutdown Supply Current		I <sub>SD</sub>	SD = Low				2	
<b>Thermal Shutdown</b>								
Thermal Shutdown Temperature <sup>c</sup>		T <sub>J(S/D)</sub>				165		°C
Thermal Hysteresis <sup>c</sup>						20		

Notes

- a. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- b. Typical values are for DESIGN AID ONLY, not guaranteed or subject to production testing.
- c. Guaranteed by design.
- d. Settling times, t<sub>s</sub>, apply after t<sub>en</sub>.
- e. Bypass is a device mode of operation, in which, the device is in 100% duty cycle. Bypass operation is possible in either PWM or PSM.
- f. Operating modes are controlled with the MODE pin where Auto mode = MODE = LOW, PWM Mode = MODE = HIGH, and PSM mode = MODE = OPEN.

**PIN CONFIGURATION**



**PIN DESCRIPTION**

Pin Number	Name	Function								
1	L <sub>X</sub>	Inductor connection								
2	AGND	Low power analog ground								
3	FB	Output voltage feedback								
4	V <sub>DD</sub>	Input supply voltage for the analog circuit.								
5	REF	Internal reference, no connection should be made to this pin.								
6	MODE	Used to select switching mode of the buck converter PWM/PSM Pin Logic: <table border="0" style="margin-left: 20px;"> <tr> <td><b>MODE Pin</b></td> <td><b>Operating Mode</b></td> </tr> <tr> <td>V<sub>IN</sub></td> <td>PWM</td> </tr> <tr> <td>Open</td> <td>PSM</td> </tr> <tr> <td>GND</td> <td>AUTO</td> </tr> </table>	<b>MODE Pin</b>	<b>Operating Mode</b>	V <sub>IN</sub>	PWM	Open	PSM	GND	AUTO
<b>MODE Pin</b>	<b>Operating Mode</b>									
V <sub>IN</sub>	PWM									
Open	PSM									
GND	AUTO									
7	SD	Logic low disables IC and reduces quiescent current to below 2 μA								
8	SYNC	Converter switching frequency can be synchronized to 1/6 of the clock frequency at this pin.								
9	V <sub>IN</sub>	Input supply voltage								
10	PGND	Low impedance power ground								


**ORDERING INFORMATION**

MSOP-10			MLP33			
Standard Part Number	Marking	Temperature	Standard Part Number	Lead (Pb)-Free Part Number	Marking	Temperature
Si9175DH-T1	9175	-40 to 85 °C	Si9175DM-T1	Si9175DM-T1—E3	9175	-40 to 85 °C

Additional voltage options are available.

Eval Kit	Temperature Range	Board
Si9175DB	-40 to 85 °C	Surface Mount

## FUNCTIONAL BLOCK DIAGRAM



## DETAIL DESCRIPTION

### General

The Si9175 is a high efficiency synchronous dc-dc converter that is ideally suited for lithium ion battery or three cell alkaline applications, as well as step-down of 3.3-V or 5.0-V supplies. The major blocks of the Si9175 are shown in the Functional Block Diagram. The 0.25-Ω internal MOSFETs switching at a frequency of 2-MHz minimize PC board space while providing high conversion efficiency and performance. The high frequency error-amplifier with built-in loop compensation minimizes external components and provides rapid output settling times of <math><30 \mu\text{s}</math>. Sensing of the inductor current for control is accomplished internally without power wasting resistors. The switching frequency can be synchronized to an external 13-MHz clock signal.

### Start-Up

When voltage is applied to  $V_{IN}$  and  $V_{DD}$ , the under-voltage lockout (UVLO) circuit prevents the oscillator and control circuitry from turning on until the voltage on the exceeds 2.4 V. With a typical UVLO hysteresis of 0.1 V, the converter operates continuously until the voltage on  $V_{IN}$  drops below 2.3 V, whereupon the converter shuts down. This hysteresis prevents false start-stop cycling as the input voltage approaches the UVLO switching threshold. Start-up is always

accomplished in PWM mode to ensure start-up under all load conditions. Switching to other modes of operation occurs according to the state of the MODE pin and the load current. The start-up sequence occurs after  $\overline{SD}$  switches from LOW to HIGH with  $V_{IN}$  applied, or after  $V_{IN}$  rises above the UVLO threshold and  $\overline{SD}$  is a logic HIGH.

### Mode Control (MODE)

The MODE pin allows the user to control the mode of operation or to enable the Si9175 to automatically optimize the mode of operation according to load current. There are three different modes of operation as controlled by the MODE pin. Switching waveforms are shown in the [Typical Switching Waveform](#) sections, page 9.

### PWM Mode (MODE pin = HIGH)

With the MODE pin in the logic HIGH condition, the Si9175 operates as a 2-MHz fixed frequency voltage mode converter. A NMOS synchronous rectification MOSFET transistor provides very high conversion efficiency for large load currents by minimizing the conduction losses. PWM mode provides low output ripple, fast transient response, and switching frequency synchronization. Output load currents can range from 0 to 600 mA.

## Vishay Siliconix

The error amplifier and comparator control the duty cycle of the PMOS MOSFET to continuously force the REF pin and FB pin voltages to be equal. As the input-to-output voltage difference drops, the duty cycle of the PMOS MOSFET can reach 100% to allow system designers to extract the maximum stored energy from the battery. The dropout voltage is 190 mV at 600 mA.

During each cycle, the PMOS switch current is limited to a maximum of 1.5 A (typical) thereby protecting the IC while continuing to force maximum current into the load.

### Pulse Skipping Mode (MODE pin = OPEN)

By leaving the MODE pin open-circuit, the converter runs in pulse skipping mode (PSM). In PSM mode the oscillator continues to operate, but switching only occurs if the FB pin voltage is below the REF voltage at the start of each clock cycle. Clock cycles are skipped thereby reducing the switching frequency to well below 100 kHz and minimizing switching losses for improved efficiency at loads under 150 mA. Although PSM mode switching frequency varies with line and load conditions, the minimum PSM frequency will be kept above 20 kHz for load currents of 30 mA or more to prevent switching noise from reaching the audio frequency range.

Each time the PMOS switch is turned on, the inductor current is allowed to reach 300 mA. Once achieved, the PMOS switch is turned off and the NMOS switch is turned on in the normal manner. However, unlike PWM mode, the NMOS switch, turns off as the switch current approaches zero current to maximize efficiency. The PMOS switch remains on continuously (100% duty cycle) when the input-voltage-to-output-voltage difference is low enabling maximum possible energy extraction from the battery.

PSM mode is recommend for load currents of 150 mA or less.

### Auto Mode

When the MODE pin grounded, the converter is set to Auto mode. Switching between PWM mode and PSM modes takes place automatically without an external control signal. For heavy load operation, the converter will operate in PWM mode to achieve maximum efficiency. When delivering light load currents, the converter operates in PSM mode to conserve power. The switchover threshold between the two modes is determined by the peak inductor current, which is 300 mA

nominal. There is hysteresis in the switchover threshold to provide smooth operation. Thus, the mode PSM-to-PWM mode switchover current for increasing load currents is higher than that of PWM-to-PSM mode switchover for decreasing load currents.

### Oscillator Synchronization (SYNC)

The internal oscillator provides for a fixed 2-MHz switching frequency. In order to minimize system noise, the oscillator of the Si9175 can be synchronized to an external clock, typically an ac-coupled 13-MHz sine wave. An on-chip divide-by-six circuit sets the converter switching frequency to 2.167 MHz in this mode. The frequency lock range of the synchronization circuitry is typically 20%. If synchronization is not required, the SYNC pin must be tied to GND permitting the internal oscillator to oscillate at 2 MHz.

### Dynamic Output Voltage Control (REF)

The Si9175 is designed with an adjustable output voltage which has a change of  $V_{FB}$  to  $V_{IN} - V_{DROD}$ .  $V_{OUT}$  is defined according to the following relationship:

$$V_{OUT} = \left(1 + \frac{R_1}{R_2}\right) \times V_{FB}$$


### Converter Shutdown ( $\overline{SD}$ pin)

With logic LOW level on the  $\overline{SD}$  pin, the Si9175 is shutdown. Shutdown reduces current consumption to less than 2- $\mu$ A by shutting off all of the internal circuits. Both the PMOS and NMOS transistors are turned off. A logic HIGH enables the IC to start up as described in "Start-up" section.

### Thermal Shutdown


The Si9175 includes thermal shutdown circuitry, which turns off the regulator when the junction temperature exceeds 165°C. Once the junction temperature drops below 145°C, the regulator is enabled. If the condition causing the over temperature, the Si9175 begins thermal cycling, turning the regulator on and off in response to junction temperature. Restart from a thermal shutdown condition is the same as described in the "Start-up" section.

**APPLICATIONS CIRCUIT**








$C_{IN} = 10 \mu\text{F}$ , Ceramic, Murata GRM42-2X5R106K16  
 $C_1, C_2 = 0.01 \mu\text{F}$ , Vishay VJ0603Y 104KXXAT  
 $C_{OUT} = 4.7 \mu\text{F}$ , Ceramic, Murata GRM42-6X5R475K16  
 $R_1 = 8.2 \text{ k}\Omega$ , Vishay CRCW06031132F  
 $R_2 = 20 \text{ k}\Omega$ , Vishay CRCW06032002F  
 $L_1 = 2.2 \mu\text{H}$ , Toko A914BYW-2R2M

**TYPICAL CHARACTERISTICS**



**Figure 1.** PWM Mode  $V_{OUT}$  Settling


**TYPICAL CHARACTERISTICS**






**TYPICAL SWITCHING WAVEFORMS ( $V_{IN} = 3.6\text{ V}$ ,  $V_{OUT} = 3.0\text{ V}$ )**

PWM mode Heavy-Load Switching Waveforms,  
 $I_{OUT} = 600\text{ mA}$ , MODE = HIGH




200 nS/div

PWM Mode Medium-Load Switching Waveforms,  
 $I_{OUT} = 300\text{ mA}$ , MODE = HIGH




200 nS/div

PWM Mode Light-Load Switching Waveforms,  
 $I_{OUT} = 0\text{ mA}$ , MODE = HIGH




200 nS/div

PSM Mode Light-Load Switching Waveforms,  
 $I_{OUT} = 150\text{ mA}$ , MODE = OPEN



1.0  $\mu$ S/div


PSM Mode Light-Load Switching Waveforms,  
 $I_{OUT} = 30\text{ mA}$ , MODE = OPEN




2.0  $\mu$ S/div

**TYPICAL WAVEFORMS ( $V_{IN} = 3.6\text{ V}$ ,  $V_{OUT} = 1.9\text{ V}$ )**


PWM Mode Heavy-Load Switching Waveforms,  
 $I_{OUT} = 600\text{ mA}$ , MODE = HIGH




PWM Mode Medium-Load Switching Waveforms,  
 $I_{OUT} = 300\text{ mA}$ , MODE = HIGH




PWM Mode Light-Load Switching Waveforms,  
 $I_{OUT} = 0\text{ mA}$ , MODE = HIGH



PSM Mode Light-Load Switching Waveforms,  
 $I_{OUT} = 150\text{ mA}$ , MODE = OPEN




PSM Mode Light-Load Switching Waveforms,  
 $I_{OUT} = 30\text{ mA}$ , MODE = OPEN




**TYPICAL START-UP AND SHUTDOWN TRANSIENT WAVEFORMS ( $V_{IN} = 3.6\text{ V}$ ,  $V_{OUT} = 1.9\text{ V}$ )**


Start-Up,  $R_{LOAD} = 4\ \Omega$




Start-Up,  $V_{IN} = V_{SD} = 3.6\text{ V}$ ,  $R_{LOAD} = 4\ \Omega$



Shutdown,  $R_{LOAD} = 4\ \Omega$




Enable Switching,  $R_{LOAD} = 4\ \Omega$




**TYPICAL MODE SWITCH TRANSIENT WAVEFORM**

Output Transient At Mode Switch,  $I_{LOAD} = 30\text{ mA}$




**TYPICAL LOAD TRANSIENT WAVEFORMS ( $V_{IN} = 3.6\text{ V}$ ,  $V_{OUT} = 1.9\text{ V}$ )**


Load Transient, Auto Mode,  $I_{LOAD} = 30$  to  $500\text{ mA}$ , MODE = LOW



Load Transient, PWM Mode,  $I_{LOAD} = 30$  to  $500\text{ mA}$ ,  $L = 2.2\text{ μH}$ , MODE = HIGH



Load Transient (PSM Mode),  $I_{LOAD} = 30$  to  $150\text{ mA}$ ,  $L = 2.2\text{ μH}$





## Notice





Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.



**MSOP: 10-LEADS (POWER IC ONLY)**  
JEDEC Part Number: MO-187, (Variation AA and BA)



NOTES:




- Die thickness allowable is  $0.203 \pm 0.0127$ .
- Dimensioning and tolerances per ANSI.Y14.5M-1994.
- Dimensions "D" and "E<sub>1</sub>" do not include mold flash or protrusions, and are measured at Datum plane [-H-], mold flash or protrusions shall not exceed 0.15 mm per side.
- Dimension is the length of terminal for soldering to a substrate.
- Terminal positions are shown for reference only.
- Formed leads shall be planar with respect to one another within 0.10 mm at seating plane.
- The lead width dimension does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08 mm total in excess of the lead width dimension at maximum material condition. Dambar cannot be located on the lower radius or the lead foot. Minimum space between protrusions and an adjacent lead to be 0.14 mm. See detail "B" and Section "C-C".
- Section "C-C" to be determined at 0.10 mm to 0.25 mm from the lead tip.
- Controlling dimension: millimeters.
- This part is compliant with JEDEC registration MO-187, variation AA and BA.
- Datums [-A-] and [-B-] to be determined Datum plane [-H-].
- Exposed pad area in bottom side is the same as teh leadframe pad size.

**N = 10L**

Dim	MILLIMETERS			Note
	Min	Nom	Max	
A	-	-	1.10	
A <sub>1</sub>	0.05	0.10	0.15	
A <sub>2</sub>	0.75	0.85	0.95	
b	0.17	-	0.27	8
b <sub>1</sub>	0.17	0.20	0.23	8
c	0.13	-	0.23	
c <sub>1</sub>	0.13	0.15	0.18	
D	3.00 BSC			3
E	4.90 BSC			
E <sub>1</sub>	2.90	3.00	3.10	3
e	0.50 BSC			
e <sub>1</sub>	2.00 BSC			
L	0.40	0.55	0.70	4
N	10			5
α	0°	4°	6°	
ECN: S-40082—Rev. A, 02-Feb-04 DWG: 5922				

### MLP33-10 (POWER IC ONLY)

JEDEC Part Number: Outline is consistent with JEDEC MO229-VEED-2



### MLP33-10 (POWER IC ONLY)

**N = 10 PITCH: 0.50 mm, BODY SIZE: 3.00 x 3.00**

Dim	MILLIMETERS*			INCHES			Notes
	Min	Nom	Max	Min	Nom	Max	
A	0.80	0.90	1.00	0.031	0.035	0.039	1, 2
A1	0	0.025	0.05	0	0.001	0.002	1, 2
A2	0.65	0.70	0.75	0.026	0.028	0.030	1, 2
A3	0.15	0.20	0.25	0.006	0.008	0.010	1, 2
aaa	–	0.10	–	–	0.004	–	1, 2
b	0.20	0.25	0.30	0.008	0.010	0.012	5, 11
bbb	–	0.10	–	–	0.004	–	1, 2
ccc	–	0.10	–	–	0.004	–	1, 2
D	3.00 BSC			0.118 BSC			1, 2
ddd	–	0.05	–	–	0.002	–	1, 2
E	3.00 BSC			0.118 BSC			1, 2
e	–	0.5	–	–	0.002	–	
e2	1.10	1.20	1.30	0.043	0.047	0.051	1, 2, 9
L	0.45	0.58	0.65	0.018	0.023	0.026	1, 2
L1	0.20	0.29	0.45	0.008	0.012	0.018	1, 2
L2	–	–	0.125	–	–	0.005	5, 11
N	10			10			3
ND	5			5			6
R1 Ref	–	0.100	–	–	–	–	5, 11
R2 Ref	–	0.075	–	–	0.003	–	1, 2
∅	0°	10°	12°	0°	10°	12°	1, 2

\* Use millimeters as the primary measurement.

ECN: S-52448—Rev. B, 28-Nov-05  
DWG: 5924

#### NOTES:

1. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
2. All dimensions are in millimeters. All angles are in degrees.
3. N is the total number of terminals.
4. The terminal #1 identifier and terminal numbering convention shall conform to JESD 95-1 SPP-012. Details of terminal #1 identifier are optional, but must be located within the zone indicated. The terminal #1 identifier may be a molded, marked, or metallized feature.
5. Dimension b applies to metallized terminal and is measured between 0.15 mm and 0.20 mm from the terminal tip.
6. ND refers to the maximum number of terminals on the D side.
7. Profile tolerance (aaa) will be applicable only to the plastic body and not to the metallized features (such as the terminal tips and tie bars.) Metallized features may protrude a maximum of L2 from the plastic body profile.
8. The corner will be sharp unless otherwise specified with radius dimensions.
9. Package outline is consistent with JEDEC M0229-VEED-2.





## Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.