

Quad 12-/10-/8-Bit Rail-to-Rail DACs with 10ppm/°C Reference

FEATURES

- Integrated Precision Reference
 2.5V Full-Scale 10ppm/°C (LTC2634-L)
 4.096V Full-Scale 10ppm/°C (LTC2634-H)
- Maximum INL Error: ±2.5 LSB (LTC2634-12)
- Low Noise: 0.75mV_{P-P} 0.1Hz to 200KHz
- Guaranteed Monotonic over –40°C to 125°C Temperature Range
- Selectable Internal or External Reference
- 2.7V to 5.5V Supply Range (LTC2634-L)
- Ultralow Crosstalk Between DACs (2.4nV•s)
- Low Power: 0.6mA at 3V
- Power-On Reset to Zero-Scale/Mid-Scale
- Double Buffered Data Latches
- Tiny 16-Lead 3mm × 3mm QFN and 10-Lead MSOP Packages

APPLICATIONS

- Mobile Communications
- Process Control and Industrial Automation
- Automatic Test Equipment
- Portable Equipment
- Automotive


DESCRIPTION


The LTC®2634 is a family of quad 12-, 10- and 8-bit voltage output DACs with an integrated, high accuracy, low drift 10ppm/°C reference in 16-lead QFN and 10-lead MSOP packages. It has rail-to-rail output buffers and is guaranteed monotonic. The LTC2634-L has a full-scale output of 2.5V, and operates from a single 2.7V to 5.5V supply. The LTC2634-H has a full-scale output of 4.096V, and operates from a 4.5V to 5.5V supply. Each DAC can also operate with an external reference, which sets the full-scale output to the external reference voltage.

These DACs communicate via an SPI/MICROWIRE compatible 3-wire serial interface which operates at clock rates up to 50MHz. Serial data output (SDO), a hardware clear (CLR), and an asynchronous DAC update (LDAC) capability are available in the QFN package. The LTC2634 incorporates a power-on reset circuit. Options are available for reset to zero-scale or reset to mid-scale in internal reference mode, or reset to mid-scale in external reference mode after power-up.

CT, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and ThinSOT is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents including 5396245, 5859606, 6891433, 6937178, 7414561.

BLOCK DIAGRAM








ABSOLUTE MAXIMUM RATINGS (Notes 1, 2)


Supply Voltage (V _{CC})	0.3V to 6V
CS/LD, SCK, SDI, LDAC, CLR, SDC), REFLO –0.3V to 6V
V _{OUTA} -V _{OUTD} 0.3V to	o Min $(V_{CC} + 0.3V, 6V)$
REF –0.3V to	o Min $(V_{CC} + 0.3V, 6V)$
Operating Temperature Range	
LTC2634C	0°C to 70°C
LTC26341	40°C to 85°C
LTC2634H (Note 3)	40°C to 125°C

Maximum Junction Temperature	150°C
Storage Temperature Range65°C to	150°C
Lead Temperature (Soldering, 10 sec)	
MSOP	300°C

PIN CONFIGURATION



ORDER INFORMATION



Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/



PRODUCT SELECTION GUIDE

	PART MA	ARKING*	V _{ES} WITH INTERNAL	POWER-ON	POWER-ON REFERENCE			
PART NUMBER	QFN	MSOP	REFERENCE	RESET TO CODE	MODE	RESOLUTION	V _{CC}	MAXIMUM INL
LTC2634-LMI12	LDQX	LTDRV	2.5V • (4095/4096)	Mid-Scale	Internal	12-Bit	2.7V to 5.5V	±2.5LSB
LTC2634-LMI10	LDRF	LTDSC	2.5V • (1023/1024)	Mid-Scale	Internal	10-Bit	2.7V to 5.5V	±1LSB
LTC2634-LMI8	LDRN	LTDSK	2.5V • (255/256)	Mid-Scale	Internal	8-Bit	2.7V to 5.5V	±0.5LSB
LTC2634-LMX12	LDQW	LTDRT	2.5V • (4095/4096)	Mid-Scale	External	12-Bit	2.7V to 5.5V	±2.5LSB
LTC2634-LMX10	LDRD	LTDSB	2.5V • (1023/1024)	Mid-Scale	External	10-Bit	2.7V to 5.5V	±1LSB
LTC2634-LMX8	LDRM	LTDSJ	2.5V • (255/256)	Mid-Scale	External	8-Bit	2.7V to 5.5V	±0.5LSB
LTC2634-LZ12	LDQV	LTDRS	2.5V • (4095/4096)	Zero-Scale	Internal	12-Bit	2.7V to 5.5V	±2.5LSB
LTC2634-LZ10	LDRC	LTDRZ	2.5V • (1023/1024)	Zero-Scale	Internal	10-Bit	2.7V to 5.5V	±1LSB
LTC2634-LZ8	LDRK	LTDSH	2.5V • (255/256)	Zero-Scale	Internal	8-Bit	2.7V to 5.5V	±0.5LSB
LTC2634-HMI12	LDRB	LTDRY	4.096V • (4095/4096)	Mid-Scale	Internal	12-Bit	4.5V to 5.5V	±2.5LSB
LTC2634-HMI10	LDRJ	LTDSG	4.096V • (1023/1024)	Mid-Scale	Internal	10-Bit	4.5V to 5.5V	±1LSB
LTC2634-HMI8	LDRR	LTDSP	4.096V • (255/256)	Mid-Scale	Internal	8-Bit	4.5V to 5.5V	±0.5LSB
LTC2634-HMX12	LDQZ	LTDRX	4.096V • (4095/4096)	Mid-Scale	External	12-Bit	4.5V to 5.5V	±2.5LSB
LTC2634-HMX10	LDRH	LTDSF	4.096V • (1023/1024)	Mid-Scale	External	10-Bit	4.5V to 5.5V	±1LSB
LTC2634-HMX8	LDRQ	LTDSN	4.096V • (255/256)	Mid-Scale	External	8-Bit	4.5V to 5.5V	±0.5LSB
LTC2634-HZ12	LDQY	LTDRW	4.096V • (4095/4096)	Zero-Scale	Internal	12-Bit	4.5V to 5.5V	±2.5LSB
LTC2634-HZ10	LDRG	LTDSD	4.096V • (1023/1024)	Zero-Scale	Internal	10-Bit	4.5V to 5.5V	±1LSB
LTC2634-HZ8	LDRP	LTDSM	4.096V • (255/256)	Zero-Scale	Internal	8-Bit	4.5V to 5.5V	±0.5LSB

^{*}Above options are available in a 16-lead QFN package (LTC2634-UD) or 10-lead MSOP package (LTC2634-MSE).

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_{CC} = 2.7V$ to 5.5V, V_{OUT} unloaded unless otherwise specified. LTC2634-LMI12/-LMI10/-LMI8/-LMX12/-LMX10/-LMX8/-LZ12/-LZ10/-LZ8 ($V_{FS} = 2.5V$)

					C2634	-		C2634-			C2634-		
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
DC Perfo	rmance												
	Resolution		•	8			10			12			Bits
	Monotonicity	V _{CC} = 3V, Internal Ref. (Note 4)	•	8			10			12			Bits
DNL	Differential Nonlinearity	V _{CC} = 3V, Internal Ref. (Note 4)	•			±0.5			±0.5			±1	LSB
INL	Integral Nonlinearity	V _{CC} = 3V, Internal Ref. (Note 4)	•		±0.05	±0.5		±0.2	±1		±1	±2.5	LSB
ZSE	Zero-Scale Error	V _{CC} = 3V, Internal Ref., Code = 0	•		0.5	5		0.5	5		0.5	5	mV
V _{OS}	Offset Error	V _{CC} = 3V, Internal Ref. (Note 5)	•		±0.5	±5		±0.5	±5		±0.5	±5	mV
V _{OSTC}	V _{OS} Temperature Coefficient	V _{CC} = 3V, Internal Ref.			±10			±10			±10		μV/°C
GE	Gain Error	V _{CC} = 3V, Internal Ref.	•		±0.2	±0.8		±0.2	±0.8		±0.2	±0.8	%FSR
GE _{TC}	Gain Temperature Coefficient	V _{CC} = 3V, Internal Ref. (Note 10) C-Grade I-Grade H-Grade			10 10 10			10 10 10			10 10 10		ppm/°C ppm/°C ppm/°C
	Load Regulation	Internal Ref., Mid-Scale $V_{CC} = 3V \pm 10\%, -5mA \le I_{OUT} \le 5mA$	•		0.009	0.016		0.035	0.064		0.14	0.256	LSB/mA
		Internal Ref., Mid-Scale $V_{CC} = 5V \pm 10\%, -10mA \le I_{OUT} \le 10mA$	•		0.009	0.016		0.035	0.064		0.14	0.256	LSB/mA
R _{OUT}	DC Output Impedance	Internal Ref., Mid-Scale $V_{CC} = 3V \pm 10\%, -5mA \le I_{OUT} \le 5mA$	•		0.09	0.156		0.09	0.156		0.09	0.156	Ω
			•		0.09	0.156		0.09	0.156		0.09	0.156	Ω

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{OUT}	DAC Output Span	External Reference Internal Reference			0 to V _{REF} 0 to 2.5		V
PSR	Power Supply Rejection	V _{CC} = 3V ±10% or 5V ±10%			-80		dB
I _{SC}	Short-Circuit Output Current (Note 6) Sinking Sourcing	V _{FS} = V _{CC} = 5.5V Zero-Scale; V _{OUT} Shorted to V _{CC} Full-Scale; V _{OUT} Shorted to GND	•		27 – 27	48 -48	mA mA
Power Su	pply						
V _{CC}	Positive Supply Voltage	For Specified Performance	•	2.7		5.5	V
I _{CC}	Supply Current (Note 7)	V_{CC} = 3V, V_{REF} = 2.5V, External Reference V_{CC} = 3V, Internal Reference V_{CC} = 5V V_{REF} = 2.5V, External Reference V_{CC} = 5V, Internal Reference	• • •		0.5 0.6 0.6 0.7	0.7 0.8 0.8 0.9	mA mA mA mA
I _{SD}	Supply Current in Power-Down Mode (Note 7)	V _{CC} = 5V, C-Grade, I-Grade V _{CC} = 5V, H-Grade	•		0.5 0.5	20 30	μA μA

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_{CC} = 2.7V$ to 5.5V, V_{OUT} unloaded unless otherwise specified. LTC2634-LMI12/-LMI10/-LMI8/-LMX12/-LMX10/-LMX8/-LZ12/-LZ10/-LZ8 ($V_{FS} = 2.5V$)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Reference	e Input					-	
V_{REF}	Input Voltage Range		•	1		V _{CC}	V
	Resistance		•	120	160	200	kΩ
	Capacitance				14		pF
I _{REF}	Reference Current, Power-Down Mode	DAC Powered Down	•		0.005	1.5	μА
Reference	e Output						
	Output Voltage		•	1.24	1.25	1.26	V
	Reference Temperature Coefficient				±10		ppm/°C
	Output Impedance				0.5		kΩ
	Capacitive Load Driving				10		μF
	Short-Circuit Current	V_{CC} = 5.5V, REF Shorted to GND			2.5		mA
Digital I/C							
V _{IH}	Digital Input High Voltage	$V_{CC} = 3.6V \text{ to } 5.5V$ $V_{CC} = 2.7V \text{ to } 3.6V$	•	2.4 2.0			V
V _{IL}	Digital Input Low Voltage	V _{CC} = 4.5V to 5.5V V _{CC} = 2.7V to 4.5V	•			0.8 0.6	V
V _{OH}	Digital Output High Voltage	Load Current = -100μA	•	V _{CC} - 0.4			V
V _{OL}	Digital Output Low Voltage	Load Current = 100µA	•			0.4	V
I _{LK}	Digital Input Leakage	V _{IN} = GND to V _{CC}	•			±1	μА
C _{IN}	Digital Input Capacitance	(Note 8)	•			2.5	pF
AC Perfor	mance	·					
t _S	Settling Time	V _{CC} = 3V (Note 9) ±0.39% (±1LSB at 8 Bits) ±0.098% (±1LSB at 10 Bits) ±0.024% (±1LSB at 12 Bits)			3.3 3.8 4.2		µs µs µs
	Voltage Output Slew Rate				1.0		V/µs
	Capacitive Load Driving				500		pF
	Glitch Impulse	At Mid-Scale Transition			2.1		nV∙s
	DAC-to-DAC Crosstalk	1 DAC Held at FS, 1 DAC Switch 0 – FS			2.1		nV∙s
	Multiplying Bandwidth	External Reference			320		kHz
e _n	Output Voltage Noise Density	At f = 1kHz, External Reference At f = 10kHz, External Reference At f = 1kHz, Internal Reference At f = 10kHz, Internal Reference			180 160 200 180		nV/√Hz nV/√Hz nV/√Hz nV/√Hz
	Output Voltage Noise	0.1Hz to 10Hz, External Reference 0.1Hz to 10Hz, Internal Reference 0.1Hz to 200kHz, External Reference 0.1Hz to 200kHz, Internal Reference C _{REF} = 0.1µF			35 40 680 730		µV _{P-P} µV _{P-P} µV _{P-P}

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25\,^{\circ}\text{C}$. $V_{CC} = 2.7V$ to 5.5V, V_{OUT} unloaded unless otherwise specified. LTC2634-LMI12/-LMI10/-LMI8/-LMX10/-LMX8/-LZ12/-LZ10/-LZ8 ($V_{FS} = 2.5V$)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
t ₁	SDI Valid to SCK Setup		•	4			ns
t ₂	SDI Valid to SCK Hold		•	4			ns
t ₃	SCK High Time		•	9			ns
t ₄	SCK Low Time		•	9			ns
t ₅	CS/LD Pulse Width		•	10			ns
t ₆	LSB SCK High to CS/LD High		•	7			ns
t ₇	CS/LD Low to SCK High		•	7			ns
t ₈	CLR Pulse Width		•	20			ns
t ₉	LDAC Pulse Width		•	15			ns
t ₁₀	CS/LD High to SCK Positive Edge		•	7			ns
	SCK Frequency	50% Duty Cycle	•			50	MHz
t ₁₁	CS/LD High to LDAC High or Low Transition		•	200			ns
t ₁₂	SDO Propagation Delay from SCK Falling Edge	$C_{LOAD} = 10 pF$ $V_{CC} = 4.5 V \text{ to } 5.5 V$ $V_{CC} = 2.7 V \text{ to } 5.5 V$	•			20 45	ns ns



ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_{CC} = 4.5V$ to 5.5V, V_{OUT} unloaded unless otherwise specified. LTC2634-HMI12/-HMI10/-HMI8/-HMX12/-HMX10/-HMX8/-HZ12/-HZ10/-HZ8 ($V_{FS} = 4.096V$)

				L	C2634	-8	LT	C2634-	·10	LT	C2634	-12	
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
DC Perfo	rmance												
	Resolution		•	8			10			12			Bits
	Monotonicity	V _{CC} = 5V, Internal Ref. (Note 4)	•	8			10			12			Bits
DNL	Differential Nonlinearity	V _{CC} = 5V, Internal Ref. (Note 4)	•			±0.5			±0.5			±1	LSB
INL	Integral Nonlinearity	V _{CC} = 5V, Internal Ref. (Note 4)	•		±0.05	±0.5		±0.2	±1		±1	±2.5	LSB
ZSE	Zero-Scale Error	V _{CC} = 5V, Internal Ref., Code = 0	•		0.5	5		0.5	5		0.5	5	mV
V _{OS}	Offset Error	V _{CC} = 5V, Internal Ref. (Note 5)	•		±0.5	±5		±0.5	±5		±0.5	±5	mV
V _{OSTC}	V _{OS} Temperature Coefficient	V _{CC} = 5V, Internal Ref.			±10			±10			±10		μV/°C
GE	Gain Error	V _{CC} = 5V, Internal Ref.	•		±0.2	±0.8		±0.2	±0.8		±0.2	±0.8	%FSR
GE _{TC}	Gain Temperature Coefficient	V _{CC} = 5V, Internal Ref. (Note 10) C-Grade I-Grade H-Grade			10 10 10			10 10 10			10 10 10		ppm/°C ppm/°C ppm/°C
	Load Regulation	V_{CC} = 5V ±10%, Internal Ref., Mid-Scale, -10mA \leq I _{OUT} \leq 10mA	•		0.006	0.01		0.022	0.04		0.09	0.16	LSB/mA
R _{OUT}	DC Output Impedance	V_{CC} = 5V ±10%, Internal Ref., Mid-Scale, -10mA \leq I _{OUT} \leq 10mA	•		0.09	0.156		0.09	0.156		0.09	0.156	Ω

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{OUT}	DAC Output Span	External Reference Internal Reference			0 to V _{REF} 0 to 4.096		V
PSR	Power Supply Rejection	V _{CC} = 5V ±10%			-80		dB
I _{SC}	Short-Circuit Output Current (Note 6) Sinking Sourcing	V _{FS} = V _{CC} = 5.5V Zero-Scale; V _{OUT} Shorted to V _{CC} Full-Scale; V _{OUT} Shorted to GND	•		27 –27	48 -48	mA mA
Power St	ıpply						
V _{CC}	Positive Supply Voltage	For Specified Performance	•	4.5		5.5	V
I _{CC}	Supply Current (Note 7)	V _{CC} = 5V, V _{REF} = 4.096V, External Reference V _{CC} = 5V, Internal Reference	•		0.6 0.7	0.8 0.9	mA mA
I _{SD}	Supply Current in Power-Down Mode (Note 7)	V _{CC} = 5V, C-Grade, I-Grade V _{CC} = 5V, H-Grade	•		0.5 0.5	20 30	μA μA

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_{CC} = 4.5V$ to 5.5V, V_{OUT} unloaded unless otherwise specified. LTC2634-HMI12/-HMI10/-HMI8/-HMX12/-HMX10/-HMX8/-HZ12/-HZ10/-HZ8 ($V_{FS} = 4.096V$)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Reference	e Input	-					
V _{REF}	Input Voltage Range		•	1		V _{CC}	V
	Resistance		•	120	160	200	kΩ
	Capacitance				14		pF
I _{REF}	Reference Current, Power-Down Mode	DAC Powered Down	•		0.005	1.5	μА
Reference	e Output		'				
	Output Voltage		•	2.032	2.048	2.064	V
	Reference Temperature Coefficient				±10		ppm/°C
	Output Impedance				0.5		kΩ
	Capacitive Load Driving				10		μF
	Short-Circuit Current	V _{CC} = 5.5V, REF Shorted to GND			4		mA
Digital I/	0		'				
V _{IH}	Digital Input High Voltage		•	2.4			V
V _{IL}	Digital Input Low Voltage		•			0.8	V
V _{OH}	Digital Output High Voltage	Load Current = -100µA	•	V _{CC} - 0.4			V
V_{OL}	Digital Output Low Voltage	Load Current = 100µA	•			0.4	V
I _{LK}	Digital Input Leakage	V _{IN} = GND to V _{CC}	•			±1	μА
C _{IN}	Digital Input Capacitance	(Note 8)	•			2.5	pF
AC Perfo	rmance		'				
t _S	Settling Time	V _{CC} = 5V (Note 9) ±0.39% (±1LSB at 8 Bits) ±0.098% (±1LSB at 10 Bits) ±0.024% (±1LSB at 12 Bits)			3.8 4.2 4.8		μs μs μs
	Voltage Output Slew Rate				1.0		V/µs
	Capacitive Load Driving				500		pF
	Glitch Impulse	At Mid-Scale Transition			3.0		nV∙s
	DAC-to-DAC Crosstalk	1 DAC Held at FS, 1 DAC Switch 0 – FS			2.4		nV∙s
	Multiplying Bandwidth	External Reference			320		kHz
e _n	Output Voltage Noise Density	At f = 1kHz, External Reference At f = 10kHz, External Reference At f = 1kHz, Internal Reference At f = 10kHz, Internal Reference			180 160 250 230		nV/√Hz nV/√Hz nV/√Hz nV/√Hz
	Output Voltage Noise	0.1Hz to 10Hz, External Reference 0.1Hz to 10Hz, Internal Reference 0.1Hz to 200kHz, External Reference 0.1Hz to 200kHz, Internal Reference C _{REF} = 0.1µF			35 50 680 750		μV _{P-P} μV _{P-P} μV _{P-P}



ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_{CC} = 4.5V$ to 5.5V, V_{OUT} unloaded unless otherwise specified. LTC2634-HMI12/-HMI10/-HMX8/-HX12/-HX10/-HZ8 ($V_{FS} = 4.096V$)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
t ₁	SDI Valid to SCK Setup		•	4			ns
t ₂	SDI Valid to SCK Hold		•	4			ns
t ₃	SCK High Time		•	9			ns
t ₄	SCK Low Time		•	9			ns
t ₅	CS/LD Pulse Width		•	10			ns
t ₆	LSB SCK High to CS/LD High		•	7			ns
t ₇	CS/LD Low to SCK High		•	7			ns
t ₈	CLR Pulse Width		•	20			ns
t ₉	LDAC Pulse Width		•	15			ns
t ₁₀	CS/LD High to SCK Positive Edge		•	7			ns
	SCK Frequency	50% Duty Cycle	•			50	MHz
t ₁₁	CS/LD High to LDAC High or Low Transition		•	200			ns
t ₁₂	SDO Propagation Delay from SCK Falling Edge	C _{LOAD} = 10pF V _{CC} = 4.5V to 5.5V	•			20	ns

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltages are with respect to GND.

Note 3: High temperatures degrade operating lifetimes. Operating lifetime is derated at temperatures greater than 105°C. Operating at temperatures above 90°C and with $V_{CC} > 4V$ requires V_{CC} slew rates to be no greater than 73mV/ms.

Note 4: Linearity and monotonicity are defined from code k_L to code 2^N-1 , where N is the resolution and k_L is given by $k_L=0.016 \bullet (2^N/V_{FS})$, rounded to the nearest whole code. For $V_{FS}=2.5V$ and N=12, $k_L=26$ and linearity is defined from code 26 to code 4,095. For $V_{FS}=4.096V$ and N=12, $k_L=16$ and linearity is defined from code 16 to code 4,095.

Note 5: Inferred from measurement at code 16 (LTC2634-12), code 4 (LTC2634-10) or code 1 (LTC2634-8), and at full-scale.

Note 6: This IC includes current limiting that is intended to protect the device during momentary overload conditions. Junction temperature can exceed the rated maximum during current limiting. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

Note 7: Digital inputs at OV or V_{CC} .


Note 8: Guaranteed by design and not production tested.


Note 9: Internal Reference mode. DAC is stepped 1/4 scale to 3/4 scale and 3/4 scale to 1/4 scale. Load is $2k\Omega$ in parallel with 100pF to GND.


Note 10: Temperature coefficient is calculated by dividing the maximum change in output voltage by the specified temperature range.


TYPICAL PERFORMANCE CHARACTERISTICS


 $T_A = 25$ °C, unless otherwise noted. LTC2634-L12 (Internal Reference, $V_{FS} = 2.5V$)




















LINEAR


TYPICAL PERFORMANCE CHARACTERISTICS


 $T_A = 25^{\circ}C$, unless otherwise noted. LTC2634-H12 (Internal Reference, $V_{FS} = 4.096V$)






















TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25$ °C, unless otherwise noted LTC2634-10




Differential Nonlinearity (DNL) 1.0 V_{CC} = 3V V_{FS} = 2.5V INTERNAL REF 0.5 -1.0 0 256 512 768 1023 CODE


LTC2634-8






LTC2634











TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25$ °C, unless otherwise noted


Large-Signal Response




Mid-Scale Glitch Impulse




Power-On Reset Glitch




Headroom at Rails vs Output Current




Exiting Power-Down to Mid-Scale




Power-On Reset to Mid-Scale




Supply Current vs Logic Voltage



Hardware CLR





Hardware CLR to Mid-Scale







TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25$ °C, unless otherwise noted LTC2634








0.1Hz to 10Hz Voltage Noise







-1.0 -50 -25

0 25 50

Gain Error vs Temperature

2634 G36

125 150

75 100

TEMPERATURE (°C)

PIN FUNCTIONS (QFN/MSOP)

 V_{OUTA} to V_{OUTD} (Pins 1-2, 11-12/Pins 2-3, 8-9): DAC Analog Voltage Outputs.

LDAC (Pin 3, QFN Only): Asynchronous DAC Update Pin. If CS/LD is high, a falling edge on LDAC immediately updates the DAC registers with the contents of the input registers (similar to a software update). If CS/LD is low when LDAC goes low, the DAC registers are updated after CS/LD returns high. A low on the LDAC pin powers up the DACs. A software power-down command is ignored if LDAC is low.

CS/LD (**Pin 4/Pin 4**): Serial Interface Chip Select/Load Input. When \overline{CS}/LD is low, SCK is enabled for shifting data on SDI into the 32-bit shift register. When \overline{CS}/LD is taken high, SCK is disabled and the specified command (see Table 1) is executed.

SCK (Pin 5/Pin 5): Serial Interface Clock Input. CMOS and TTL compatible.

DNC (Pins 6, 15, QFN Only): Do not connect these pins.

SDO (Pin 7, QFN Only): Serial Interface Data Output. The serial output of the 32-bit shift register appears at the SDO pin. The data transferred to the device via the SDI pin is delayed 32 SCK rising edges before being output at the next falling edge. This pin is used for daisy-chain operation, it is always driven and never goes high impedance, even when $\overline{\text{CS}}/\text{LD}$ is high. See the Daisy-Chain Operation section.

SDI (Pin 8/Pin 6): Serial Interface Data Input. Data on SDI is clocked into the DAC on the rising edge of SCK. The LTC2634 accepts input word lengths of either 24 or 32 bits.

CLR (**Pin 9, QFN Only**): Asynchronous Clear Input. A logic low at this level-triggered input clears all registers and causes the DAC voltage output to reset to zero (LTC2634-Z) or mid-scale (LTC2634-MI/-MX). CMOS and TTL compatible.

REF (Pin 10/Pin 7): Reference Voltage Input or Output. When external reference mode is selected, REF is an input (1V \leq V_{REF} \leq V_{CC}) where the voltage supplied sets the full-scale DAC output voltage. When internal reference is selected, the 10ppm/°C 1.25V (LTC2634-L) or 2.048V (LTC2634-H) internal reference (half full-scale) is available at REF. This output may be bypassed to GND with up to 10µF and must be buffered when driving external DC load current.

REFLO (Pin 13, QFN only): Reference Low Pin. The voltage at this pin sets the zero-scale voltage of all DACs. This pin must be tied to GND.


GND (Pin 14/Pin 10): Ground.

V_{CC} (**Pin 16/Pin 1**): Supply Voltage Input. $2.7V \le V_{CC} \le 5.5V$ (LTC2634-L) or $4.5V \le V_{CC} \le 5.5V$ (LTC2634-H). Bypass to GND with a $0.1\mu F$ capacitor.

Exposed Pad (Pin 17/Pin 11): Ground. Must be soldered to PCB ground.



BLOCK DIAGRAM



TIMING DIAGRAMS




Figure 1a




Figure 1b

The LTC2634 is a family of quad voltage output DACs in 16-lead QFN and 10-lead MSOP packages. Each DAC can operate rail-to-rail using an external reference, or with its full-scale voltage set by an integrated reference. Eighteen combinations of accuracy (12-, 10- and 8-bit), power-on reset value (zero-scale, mid-scale in internal reference mode, or mid-scale in external reference mode), and full-scale voltage (2.5V or 4.096V) are available. The LTC2634 is controlled using a 3-wire SPI/MICROWIRE compatible interface.

Power-On Reset

The LTC2634-HZ/LTC2634-LZ clear the output to zero-scale when power is first applied, making system initialization consistent and repeatable.

For some applications, downstream circuits are active during DAC power-up, and may be sensitive to nonzero outputs from the DAC during this time. The LTC2634 contains circuitry to reduce the power-on glitch: the analog output typically rises less than 5mV above zero-scale during power on. In general, the glitch amplitude decreases as the power supply ramp time is increased. See "Power-On Reset Glitch" in the Typical Performance Characteristics section.

The LTC2634-HMI/LTC2634-HMX/LTC2634-LMI/LTC2634-LMX provide an alternative reset, setting the output to mid-scale when power is first applied. The LTC2634-LMI and LTC2634-HMI power up in internal reference mode, with the output set to a mid-scale voltage of 1.25V and 2.048V, respectively. The LTC2634-LMX and LTC2634-HMX power up in external reference mode, with the output set to mid-scale of the external reference. Default reference mode selection is described in the Reference Modes section.

Power Supply Sequencing

The voltage at REF (Pin 10, QFN/Pin 7, MSOP) must be kept within the range $-0.3V \le V_{REF} \le V_{CC} + 0.3V$ (see Absolute Maximum Ratings). Particular care should be taken to observe these limits during power supply turnon and turn-off sequences, when the voltage at V_{CC} is in transition.

Transfer Function

The digital-to-analog transfer function is:

$$V_{OUT(IDEAL)} = \left(\frac{k}{2^{N}}\right) (V_{REF} - V_{REFLO}) + V_{REFLO}$$

where k is the decimal equivalent of the binary DAC input code, N is the resolution, and V_{REF} is either 2.5V (LTC2634-LMI/LTC2634-LMX/LTC2634-LZ) or 4.096V (LTC2634-HMI/LTC2634-HMX/LTC2634-HZ) when in internal reference mode, and the voltage at REF when in external reference mode. The resulting DAC output span is 0V to V_{REF} , as it is necessary to tie REFLO to GND.

Serial Interface

The $\overline{\text{CS}}/\text{LD}$ input is level-triggered. When this input is taken low, it acts as a chip-select signal, enabling the SDI and SCK buffers and the input shift register. Data (SDI input) is transferred at the next 24 rising SCK edges. The 4-bit command, C3-C0, is loaded first; then the 4-bit DAC address, A3-A0; and finally the 16-bit data word. The data word comprises the 12-, 10- or 8-bit input code, ordered MSB to LSB, followed by 4, 6 or 8 don't-care bits (LTC2634-12/LTC2634-10/LTC2634-8 respectively; see Figure 2). Data can only be transferred to the device when the $\overline{\text{CS}}/\text{LD}$ signal is low, beginning on the first rising edge of SCK. SCK may be high or low at the falling edge



of $\overline{\text{CS}}/\text{LD}$. The rising edge of $\overline{\text{CS}}/\text{LD}$ ends the data transfer and causes the device to execute the command specified in the 24-bit input sequence. The complete sequence is shown in Figure 3a.

The command (C3-C0) and address (A3-A0) assignments are shown in Tables 1 and 2. The first four commands in Table 1 consist of write and update operation. A write operation loads a 16-bit data word from the 24-bit shift register into the input register of the selected DAC. n. An

update operation copies the data word from the input register to the DAC register. Once copied into the DAC register, the data word becomes the active 12-, 10- or 8-bit input code, and is converted to an analog voltage at the DAC output. Write to and update combines the first two commands. The update operation also powers up the DAC if it had been in power-down mode. The data path and registers are shown in the Block Diagram.

Input Word (LTC2634-12)




Figure 2. Command and Data Input Format

Table 1. Command Codes

COMI	/IAND	ł .		
C3	C2	C1	CO	
0	0	0	0	Write to Input Register n
0	0	0	1	Update (Power Up) DAC Register n
0	0	1	0	Write to Input Register n, Update (Power Up) All
0	0	1	1	Write to and Update (Power Up) DAC Register n
0	1	0	0	Power-Down DAC n
0	1	0	1	Power-Down Chip (All DACs and Reference)
0	1	1	0	Select Internal Reference (Power-Up Reference)
0	1	1	1	Select External Reference (Power-Down Internal Reference)
1	1	1	1	No Operation

^{*}Command codes not shown are reserved and should not be used.

Table 2. Address Codes

ADDRESS (n)*				
А3	A2	A1	A0	
0	0	0	0	DAC A
0	0	0	1	DAC B
0	0	1	0	DAC C
0	0	1	1	DAC D
1	1	1	1	All DACs

^{*} Address codes not shown are reserved and should not be used.

LINEAD

While the minimum input sequence is 24 bits, it may optionally be extended to 32 bits to accommodate microprocessors that have a minimum word width of 16 bits (2 bytes). To use the 32-bit width, 8 don't care bits must be transferred to the device first, followed by the 24-bit sequence described. Figure 3b shows the 32-bit sequence.

The 16-bit data word is ignored for all commands that do not include a write operation.

Daisy-Chain Operation (QFN Package)

The serial output of the shift register appears at the SDO pin on the QFN package. Data transferred to the device from the SDI input is delayed 32 SCK rising edges before being output at the next SCK falling edge, therefore, daisy chaining multiple LTC2634 DACs requires 32-bit data write cycles.

The SDO output can be used to facilitate control of multiple serial devices from a single 3-wire serial port (i.e., SCK, SDI and $\overline{\text{CS}}/\text{LD}$). Such a "daisy-chain" series is configured by connecting SDO of each upstream device to SDI of the next device in the chain. The shift registers of the devices are thus connected in series, effectively forming a single input shift register which extends through the entire chain. Because of this, the devices can be addressed and controlled individually by simply concatenating their input words; the first instruction addresses the last device in the chain and so forth. The SCK and $\overline{\text{CS}}/\text{LD}$ signals are common to all devices in the series. Figure 5 shows a block diagram for daisy-chain operation.

In use, $\overline{\text{CS}}/\text{LD}$ is first taken low. Then the concatenated input data is transferred to the chain, using SDI of the first device as the data input. When the data transfer is complete, $\overline{\text{CS}}/\text{LD}$ is taken high, completing the instruction sequence for all devices simultaneously. A single device can be controlled by using the no-operation command (1111) for the other devices in the chain.

Reference Modes

For applications where an accurate external reference is either not available, or not desirable due to limited space, the LTC2634 has a low noise, user-selectable, integrated reference. The integrated reference voltage is internally amplified by 2x to provide the full-scale DAC output voltage range. The LTC2634-LMI/LTC2634-LMX/LTC2634-LZ provides a full-scale DAC output of 2.5V. The LTC2634-HMI/LTC2634-HMX/LTC2634-HZ provides a full-scale DAC output of 4.096V. The internal reference can be useful in applications where the supply voltage is poorly regulated. Internal Reference mode can be selected by using command 0110b, and is the power-on default for LTC2634-HZ/LTC2634-LZ, as well as for LTC2634-HMI/LTC2634-LMI.

The 10ppm/°C, 1.25V (LTC2634-LMI/LTC2634-LMX/LTC2634-LZ) or 2.048V (LTC2634-HMI/LTC2634-HMX/LTC2634-HZ) internal reference is available at the REF pin. Adding bypass capacitance to the REF pin will improve noise performance; 0.1 μ F is recommended, and up to 10 μ F can be driven without oscillation. The REF output must be buffered when driving an external DC load current.

Alternatively, the DAC can operate in external reference mode using command 0111b. In this mode, an input voltage supplied externally to the REF pin provides the reference (1V \leq VREF \leq VCC) and the supply current is reduced. The external reference voltage supplied sets the full-scale DAC output voltage. External reference mode is the power-on default for LTC2634-HMX/LTC2634-LMX.

The reference mode of LTC2634-HZ/LTC2634-LZ/LTC2634-HMI/LTC2634-LMI (internal reference power-on default), can be changed by software command after power up. The same is true for LTC2634-HMX/-LMX (external reference power-on default).

The LTC2634's QFN package offers a REFLO pin for the negative reference. REFLO must be connected to GND.



Power-Down Mode

For power-constrained applications, power-down mode can be used to reduce the supply current whenever less than four DAC outputs are needed. When in power down, the buffer amplifiers, bias circuits, and integrated reference circuits are disabled, and draw essentially zero current. The DAC outputs are put into a high impedance state, and the output pins are passively pulled to ground through individual 200k resistors. Input- and DAC-register contents are not disturbed during power down.

Any DAC channel or combination of channels can be put into power-down mode by using command 0100b in combination with the appropriate DAC address, (n). The supply current is reduced approximately 20% for each DAC powered down. The integrated reference is automatically powered down when external reference is selected using command 0111b. In addition, all the DAC channels and the integrated reference together can be put into power-down mode using power-down chip command 0101b. When the integrated reference and all DAC channels are in power-down mode, the REF pin becomes high impedance (typically > 1G Ω). For all power-down commands the 16-bit data word is ignored.

Normal operation resumes after executing any command that includes a DAC update, (as shown in Table 1) or pulling the asynchronous LDAC pin low. The selected DAC is powered up as its voltage output is updated. When a DAC which is in a powered-down state is powered up and updated, normal settling is delayed. If less than four DACs are in a powered-down state prior to the update command, the power-up delay time is 10µs. However, if all four DACs and the integrated reference are powered down, then the main bias generation circuit block has been automatically shut down in addition to the DAC amplifiers and reference buffers. In this case, the power-up delay time

is $12\mu s$. The power-up of the integrated reference depends on the command that powered it down. If the reference is powered down using the select external reference command (0111b), then it can only be powered back up using select internal reference command (0110b). However, if the reference was powered down using power-down chip command (0101b), then in addition to select internal reference command (0110b), any command (in software or using the \overline{LDAC} pin) that powers up the DACs will also power up the integrated reference.

Voltage Output

The LTC2634's integrated rail-to-rail amplifier has guaranteed load regulation when sourcing or sinking up to 10mA at 5V, and 5mA at 3V.

Load regulation is a measure of the amplifier's ability to maintain the rated voltage accuracy over a wide range of load current. The measured change in output voltage per change in forced load current is expressed in LSB/mA.

DC output impedance is equivalent to load regulation, and may be derived from it by simply calculating a change in units from LSB/mA to ohms. The amplifier's DC output impedance is 0.1Ω when driving a load well away from the rails.

When drawing a load current from either rail, the output voltage headroom with respect to that rail is limited by the 50Ω typical channel resistance of the output devices (e.g., when sinking 1mA, the minimum output voltage is $50\Omega \bullet 1$ mA, or 50mV). See the graph "Headroom at Rails vs Output Current" in the Typical Performance Characteristics section.

The amplifier is stable driving capacitive loads of up to 500pF.

LINEAR TECHNOLOGY

Rail-to-Rail Output Considerations

In any rail-to-rail voltage output device, the output is limited to voltages within the supply range.

Since the analog output of the DAC cannot go below ground, it may limit for the lowest codes as shown in Figure 4b. Similarly, limiting can occur near full-scale when the REF pin is tied to V_{CC} . If $V_{REF} = V_{CC}$ and the DAC full-scale error (FSE) is positive, the output for the highest codes limits at V_{CC} , as shown in Figure 4c. No full-scale limiting can occur if V_{REF} is less than V_{CC} – FSE.

Offset and linearity are defined and tested over the region of the DAC transfer function where no output limiting can occur.

Board Layout

The PC board should have separate areas for the analog and digital sections of the circuit. A single, solid ground plane should be used, with analog and digital signals carefully routed over separate areas of the plane. This keeps digital signals away from sensitive analog signals and minimizes the interaction between digital ground currents and the analog section of the ground plane. The resistance from

the LTC2634 GND pin to the ground plane should be as low as possible. Resistance here will add directly to the effective DC output impedance of the device (typically 0.1Ω). Note that the LTC2634 is no more susceptible to this effect than any other parts of this type; on the contrary, it allows layout-based performance improvements to shine rather than limiting attainable performance with excessive internal resistance.

Another technique for minimizing errors is to use a separate power ground return trace on another board layer. The trace should run between the point where the power supply is connected to the board and the DAC ground pin. Thus the DAC ground pin becomes the common point for analog ground, digital ground, and power ground. When the LTC2634 is sinking large currents, this current flows out the ground pin and directly to the power ground trace without affecting the analog ground plane voltage.

It is sometimes necessary to interrupt the ground plane to confine digital ground currents to the digital portion of the plane. When doing this, make the gap in the plane only as long as it needs to be to serve its purpose and ensure that no traces cross over the gap.



CURRENT 32-BIT INPUT WORD **OPERATION** 32 A3 \ A2 \ A1 \ A0 \ D11\ D10\ D9\ D9\ D8\ D7\ D6\ D5\ D4\ D3\ D2\ D1\ D0\ X\ X\ X\ X | 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 C3 \ C2 \ C1 \ C0 \ A3 \ A2 \ A1 \ A0 \ D11\ D10\ D9 \ D9 \ D8 \ D7 \ D6 \ D5 \ D4 \ D3 \ D2 \ D1\ D0 \ X \ X PREVIOUS D11 X PREVIOUS D10 DATA WORD 8 D10 Figure 3a. LTC2634-12 24-Bit Load Sequence (Minimum Input Word) LTC2634-10 SDI Data Word: 10-Bit Input Code + 6 Don't Care Bits <u>↓</u> 17 LTC2634-8 SDI Data Word: 8-Bit Input Code + 8 Don't Care Bits 딤 DATA WORD SCK SDI SDO 24-BIT INPUT WORD PREVIOUS 32-BIT INPUT WORD ADDRESS WORD X X C3 X C2 X C1 X C0 X COMMAND WORD ADDRESS COMMAND WORD × × **DONT CARE** $\stackrel{\sim}{\scriptscriptstyle{ imes}}$ CS/LD SDI SCK × × × × SCK SDO

SDI

Figure 3b. LTC2634-12 32-Bit Load Sequence (Required for Daisy-Chain Operation) LTC2634-10 SDI Data Word: 10-Bit Input Code + 6 Don't Care Bits LTC2634-8 SDI Data Word: 8-Bit Input Code + 8 Don't Care Bits




Figure 4. Effects of Rail-to-Rail Operation on a DAC Transfer Curve (Shown in 12 Bits)

- (4a) Overall Transfer Function
- (4b) Effect of Negative Offset for Codes Near Zero (4c) Effect of Postitive Full-Scale Error for Codes Near Full-Scale





Figure 5. Daisy-Chain Operation (QFN Only)

TYPICAL APPLICATION




LTC2634 DACs Adjusts LTC2755-16 Offsets, Amplified with LT®1991 PGA to ±5V

PACKAGE DESCRIPTION


UD Package 16-Lead Plastic QFN (3mm × 3mm)

(Reference LTC DWG # 05-08-1691)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS

BOTTOM VIEW—EXPOSED PAD



- 1. DRAWING CONFORMS TO JEDEC PACKAGE OUTLINE MO-220 VARIATION (WEED-2)
 2. DRAWING NOT TO SCALE
 3. ALL DIMENSIONS ARE IN MILLIMETERS


- A. DIMENSIONS ARE IN MILLIMETERS
 DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE 5. EXPOSED PAD SHALL BE SOLDER PLATED
 SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE



PACKAGE DESCRIPTION

MSE Package 10-Lead Plastic MSOP, Exposed Die Pad

(Reference LTC DWG # 05-08-1664 Rev D)



- 3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
- 6. EXPOSED PAD DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH ON È-PAD SHALL NOT EXCEED 0.254mm (.010") PER SIDE.




REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
Α	10/09	Changes to Electrical Characteristics maximum limits	
В	12/09	Change pin name to DNC	2, 16
С	06/10	Revised Note 3 in the Electrical Characteristics section	
		Added Typical Application and replaced Related Parts list	30



TYPICAL APPLICATION

LTC2634 DACs Adjusts LTC2755-16 Offsets, Amplified with LT1991 PGA to ±5V



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS		
LTC2654/LTC2655	Quad 16-/12 Bit, SPI/I ² C V _{OUT} DACs with 10ppm/°C Maximum Reference	$\pm 4 LSB$ INL Maximum at 16 Bits and $\pm 2mV$ Offset Error, Rail-to-Rail Output, 20-Lead 4mm \times 4mm QFN and 16-Lead Narrow SSOP Packages		
LTC2604/LTC2614/ LTC2624	Quad 16-/14-/12-Bit, SPI V _{OUT} DACs with External Reference	250μA per DAC, 2.5V to 5.5V Supply Range, Rail-to-Rail Output, 16-Lead SSOP Package		
LTC2609/LTC2619/ LTC2629	Quad 16-/14-/12-Bit V _{OUT} DACs with I ² C Interface	250µA per DAC, 2.7V to 5.5V Supply Range, Rail-to-Rail Output with Separate V _{REF} Pins for Each DAC		
LTC2635	Quad 12-/10-/8-Bit I ² C V _{OUT} DACs with 10ppm/°C Reference	±2.5LSB INL, 2.7V to 5.5V Supply Range, 10ppm/°C Reference, External REF Mode, 16-Pin 3mm × 3mm QFN and 10-Lead MSOP Packages		
LTC2656/LTC2657	Octal 16-/12 Bit, SPI/I ² C V ^{OUT} DACs with 10ppm/°C Maximum Reference	$\pm 4LSB$ INL Maximum at 16 Bits and $\pm 2mV$ Offset Error, Rail-to-Rail Output, 20-Lead 4mm \times 5mm QFN and 16-Lead TSSOP Packages		
LTC2636/LTC2637	Octal 12-/10-/8-Bit, SPI/I ² C V _{OUT} DACs with 10ppm/°C Reference	125µA per DAC, 2.7V to 5.5V Supply Range, 10ppm/°C Reference, External REF Mode, Rail-to-Rail Output, 14-Lead 4mm × 3mm DFN and 16-Lead MSOP Packages		
LTC2630/LTC2631	Single 12-/10-/8-Bit, SPI/ I ² C V _{OUT} DACs with 10ppm/°C Reference	180µA per DAC, 2.7V to 5.5V Supply Range, 10ppm/°C Reference, Rail-to-Rail Output, SC70 (LTC2630)/ThinSOT™ (LTC2631) Packages		
LTC2640	Single 12-/10-/8-Bit, SPI V _{OUT} DACs with 10ppm/°C Reference	180µA per DAC, 2.7V to 5.5V Supply Range, 10ppm/°C Reference, External REF Mode, Rail-to-Rail Output, ThinSOT Package		
LTC1664	Quad 10-Bit, Serial V _{OUT} DAC	V _{CC} = 2.7V to 5.5V, Micropower, Rail-to-Rail Output in 16-Pin Narrow SSOP		
Amplifiers				
LT1991	Precision, 100µA Gain Selectable Amplifier	Gain Accuracy of 0.04%, Gains from -13 to 14, 100µA precision Op Amp		
LT1469	Dual 90MHz, 22V/µs 16-Bit Accurate Operational Amplifier	90MHz Gain Bandwidth, 125µV Offset, 900ns, 22V/µs Slew Rate Precision Op Amp		