

Am29LV004

4 Megabit (512 K x 8-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory

DISTINCTIVE CHARACTERISTICS

Single power supply operation

- Full voltage range: 2.7 to 3.6 volt read and write operations for battery-powered applications
- Regulated voltage range: 3.0 to 3.6 volt read and write operations and for compatibility with high performance 3.3 volt microprocessors

High performance

- Full voltage range: access times as fast as 100 ns
- Regulated voltage range: access times as fast as 90 ns

Ultra low power consumption (typical values at 5 MHz)

- 200 nA Automatic Sleep mode current
- 200 nA standby mode current
- 10 mA read current
- 20 mA program/erase current

■ Flexible sector architecture

- One 16 Kbyte, two 8 Kbyte, one 32 Kbyte, and seven 64 Kbyte sectors
- Supports full chip erase
- Sector Protection features:

A hardware method of locking a sector to prevent any program or erase operations within that sector

Sectors can be locked via programming equipment

Temporary Sector Unprotect feature allows code changes in previously locked sectors

Top or bottom boot block configurations available

■ Embedded Algorithms

- Embedded Erase algorithm automatically preprograms and erases the entire chip or any combination of designated sectors
- Embedded Program algorithm automatically writes and verifies data at specified addresses

■ Typical 1,000,000 write cycles per sector (100,000 cycles minimum guaranteed)

Package option

- 40-pin TSOP

■ Compatibility with JEDEC standards

- Pinout and software compatible with singlepower supply Flash
- Superior inadvertent write protection

■ Data# Polling and toggle bits

 Provides a software method of detecting program or erase operation completion

■ Ready/Busy# pin (RY/BY#)

 Provides a hardware method of detecting program or erase cycle completion

■ Erase Suspend/Erase Resume

 Suspends an erase operation to read data from, or program data to, a sector that is not being erased, then resumes the erase operation

Hardware reset pin (RESET#)

 Hardware method to reset the device to reading array data

GENERAL DESCRIPTION

The Am29LV004 is an 4 Mbit, 3.0 volt-only Flash memory organized as 524,288 bytes. The device is offered in a 40-pin TSOP package. The byte-wide (x8) data appears on DQ7–DQ0. This device requires only a single, 3.0 volt V_{CC} supply to perform read, program, and erase operations. A standard EPROM programmer can also be used to program and erase the device.

The standard device offers access times of 90, 100, 120, and 150 ns, allowing high speed microprocessors to operate without wait states. To eliminate bus contention the device has separate chip enable (CE#), write enable (WE#) and output enable (OE#) controls.

The device requires only a **single 3.0 volt power sup- ply** for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations.

The device is entirely command set compatible with the **JEDEC single-power-supply Flash standard**. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine that controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from other Flash or EPROM devices.

Device programming occurs by executing the program command sequence. This initiates the **Embedded Program** algorithm—an internal algorithm that automatically times the program pulse widths and verifies proper cell margin.

Device erasure occurs by executing the erase command sequence. This initiates the **Embedded Erase** algorithm—an internal algorithm that automatically preprograms the array (if it is not already programmed) before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin.

The host system can detect whether a program or erase operation is complete by observing the RY/BY# pin, or by reading the DQ7 (Data# Polling) and DQ6 (toggle) **status bits**. After a program or erase cycle has been completed, the device is ready to read array data or accept another command.

The **sector erase architecture** allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The device is fully erased when shipped from the factory.

Hardware data protection measures include a low V_{CC} detector that automatically inhibits write operations during power transitions. The hardware sector protection feature disables both program and erase operations in any combination of the sectors of memory. This can be achieved via programming equipment.

The **Erase Suspend** feature enables the user to put erase on hold for any period of time to read data from, or program data to, any sector that is not selected for erasure. True background erase can thus be achieved.

The hardware RESET# pin terminates any operation in progress and resets the internal state machine to reading array data. The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the device, enabling the system microprocessor to read the boot-up firmware from the Flash memory.

The device offers two power-saving features. When addresses have been stable for a specified amount of time, the device enters the **automatic sleep mode**. The system can also place the device into the **standby mode**. Power consumption is greatly reduced in both these modes.

AMD's Flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability and cost effectiveness. The device electrically erases all bits within a sector simultaneously via Fowler-Nordheim tunneling. The data is programmed using hot electron injection.


the graphs when

PRODUCT SELECTOR GUIDE


Family Part Numi	ber		Am29	LV004	
0	Regulated Voltage Range: V _{CC} =3.0-3.6 V	-90R			
Speed Options Full Voltage Range: V _{CC} = 2.7–3.6 V			-100	-120	-150
Max access time	, ns (t _{ACC})	90	100	120	150
Max CE# access time, ns (t _{CE})		90	100	120	150
Max OE# access time, ns (t _{OE})		40	40	40	55

Note: See "AC Characteristics" for full specifications.

BLOCK DIAGRAM



CONNECTION DIAGRAMS



PIN CONFIGURATION

A0-A18

= 19 addresses

DQ0-DQ7 =

8 data inputs/outputs

CE#

Chip enable

OE#

Output enable

WE#

Write enable

RESET#

Hardware reset pin, active low

RY/BY#

Ready/Busy# output

 V_{CC}

 3.0 volt-only single power supply (see Product Selector Guide for speed

options and voltage supply tolerances)


 V_{SS}

Device ground

NC

= Pin not connected internally


LOGIC SYMBOL



ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Valid Combinations							
AM29LV004T-70R, AM29LV004B-70R	EC, EI, FC, FI						
AM29LV004T-80, AM29LV004B-80							
AM29LV004T-90, AM29LV004B-90	EC, EI, EE, FC, FI, FE						
AM29LV004T-120, AM29LV004B-120							

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

DEVICE BUS OPERATIONS

Table 1. Am29LV004 Device Bus Operations

Operation	CE#	OE#	WE#	RESET#	Addresses (Note)	DQ0-DQ7
Read	L	L	Н	Н	A _{IN}	D _{OUT}
Write	L	Н	L	Н	A _{IN}	D _{IN}
Standby	V _{CC} ± 0.3 V	x	×	V _{CC} ± 0.3 V	x	High-Z
Output Disable	L	Н	Н	Н	X	High-Z
Reset	Х	Х	×	L	X	High-Z
Temporary Sector Unprotect	X	х	Х	V _{ID}	A _{IN}	D _{IN}

Legend:

 $L = Logic\ Low = V_{IL}$, $H = Logic\ High = V_{IH}$, $V_{ID} = 12.0 \pm 0.5\ V$, $X = Don't\ Care$, $A_{IN} = Address\ In$, $D_{IN} = Data\ In$, $D_{OUT} = Data\ Out\ Note$: Addresses are A18–A0.

Table 2. Am29LV004T Top Boot Block Sector Address Table

Sector	A18	A17	A16	A15	A14	A13	Sector Size (Kbytes)	Address Range (in hexadecimal)
SA0	0	0	0	Х	Х	Х	64	00000h-0FFFFh
SA1	0	0	1	Х	Х	Х	64	10000h-1FFFFh
SA2	0	1	0	Х	Х	Х	64	20000h-2FFFFh
SA3	0	1	1	Х	Х	Х	64	30000h-3FFFFh
SA4	1	0	0	Х	Х	Х	64	40000h-4FFFFh
SA5	1	0	1	Х	Х	Х	64	50000h-5FFFFh
SA6	1	1	0	Х	Х	Х	64	60000h-6FFFFh
SA7	1	1	1	0	Х	Х	32	70000h-77FFFh
SA8	1	1	1	1	0	0	8	78000h-79FFFh
SA9	1	1	1	1	0	1	8	7A000h-7BFFFh
SA10	1	1	1	1	1	Х	16	7C000h-7FFFFh

Table 3. Am29LV004B Bottom Boot Block Sector Address Table

Sector	A18	A17	A16	A15	A14	A13	Sector Size (Kbytes)	Address Range (in hexadecimal)
SA0	0	0	0	0	0	Х	16	00000h-03FFFh
SA1	0	0	0	0	1	0	8	04000h-05FFFh
SA2	0	0	0	0	1	1	8	06000h-07FFFh
SA3	0	0	0	1	Х	Х	32	08000h-0FFFFh
SA4	0	0	1	Х	Х	Х	64	10000h-1FFFFh
SA5	0	1	0	Х	X	X	64	20000h-2FFFFh
SA6	0	1	1	Х	Х	х	64	30000h-3FFFFh
SA7	1	0	0	Х	Х	Х	64	40000h-4FFFFh
SA8	1	0	1	Х	х	х	64	50000h-5FFFFh
SA9	1	1	0	Х	Х	х	64	60000h-6FFFFh
SA10	1	1	1	Х	X	Х	64	70000h-7FFFFh

Table 4. Am29LV004 Autoselect Codes (High Voltage Method)

Description	CE#	OE#	WE#	A18 to A13	A12 to A10	A 9	A8 to A7	A6	A5 to A2	A1	AO	DQ7 to DQ0
Manufacturer ID: AMD	L	L	н	Х	Х	V _{ID}	Х	L	х	L	L	01h
Device ID: Am29LV004T (Top Boot Block)	L	L	Н	х	х	V_{ID}	х	L.	х	L	Н	B5h
Device ID: Am29LV004B (Bottom Boot Block)	L	L	н	x	х	V _{ID}	х	L	х	L	н	B6h
							,		,			01h (protected)
Sector Protection Verification	L	L	Н	SA	X	V _{ID}	Х	L	×	H	L	00h (unprotected)

 $L = Logic Low = V_{IL}$, $H = Logic High = V_{IH}$, SA = Sector Address, X = Don't care.

COMMAND DEFINITIONS

Table 5. Am29LV004 Command Definitions

	Command	s					Bus	Cycles	(Notes	2-4)				
Sequence		Se	Fir	st	Second		Third		Fourth		Fifth		Sixth	
	(Note 1)	ح	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read (N	ote 5)	1	RA	RD										
Reset (N	lote 6)	1	XXX	F0										
	Manufacturer ID	4	555	AA	2AA	55	555	90	X00	01			,	
Auto-	Device ID, Top Boot Block	4	555	AA	2AA	55	555	90	X01	B5				
select	Device ID, Bottom Boot Block	4	555	AA	2AA	55	555	90	X01	B6				
(Note 7)	Sector Protect Verify	4			244	55		90	(SA)	00				
	(Note 8)	4	555	AA	2AA	55	555	90	X02	01				
Program	1	4	555	AA	2AA	55	555	AO	PA	PD				
Chip Era	ise	6	555	AA	2AA	55	555	80	555	AA	2AA	55	555	10
Sector Erase		6	555	AA	2AA	55	555	80	555	AA	2AA	55	SA	30
Erase Suspend (Note 9)		1	XXX	B 0							1			
Erase R	esume (Note 10)	1	XXX	30										

Legend:

X = Don't care

RA = Address of the memory location to be read.

RD = Data read from location RA during read operation.

PA = Address of the memory location to be programmed. Addresses latch on the falling edge of the WE# or CE# pulse, whichever happens later. PD = Data to be programmed at location PA. Data latches on the rising edge of WE# or CE# pulse, whichever happens first.

SA = Address of the sector to be verified (in autoselect mode) or erased. Address bits A18–A13 uniquely select any sector.

Notes:

- 1. See Table 1 for description of bus operations.
- 2. All values are in hexadecimal.
- Except when reading array or autoselect data, all commandbus cycles are write operations.
- Address bits A18–A11 are don't cares for unlock and command cycles.
- No unlock or command cycles required when reading array data.
- The Reset command is required to return to reading array data when device is in the autoselect mode, or if DQ5 goes high (while the device is providing status data).

- The fourth cycle of the autoselect command sequence is a read cycle.
- The data is 00h for an unprotected sector and 01h for a protected sector. See "Autoselect Command Sequence" for more information.
- The system may read and program in non-erasing sectors, or enter the autoselect mode, when in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase operation.
- The Erase Resume command is valid only during the Erase Suspend mode.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature Plastic Packages65°C to +150°C
Ambient Temperature with Power Applied65°C to +125°C
Voltage with Respect to Ground
V _{CC} (Note 1)0.5 V to +4.0 V
A9, OE#, and RESET# (Note 2)0.5 V to +12.5 V
All other pins (Note 1)
Output Short Circuit Current (Note 3) 200 mA
Notes:


- Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, input or I/O pins may undershoot V_{SS} to -2.0 V for periods of up to 20 ns. See Figure 1.
 Maximum DC voltage on input or I/O pins is V_{CC} +0.5 V.
 During voltage transitions, input or I/O pins may overshoot to V_{CC} +2.0 V for periods up to 20 ns. See Figure 2.
- Minimum DC input voltage on pins A9, OE#, and RESET# is -0.5 V. During voltage transitions, A9, OE#, and RESET# may undershoot V_{SS} to -2.0 V for periods of up to 20 ns. See Figure 1. Maximum DC input voltage on pin A9 is +12.5 V which may overshoot to 14.0 V for periods up to 20 ns.
- No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices
Ambient Temperature (T _A) 0°C to +70°C
Industrial (I) Devices
Ambient Temperature (T _A)40°C to +85°C
Extended (E) Devices
Ambient Temperature (T _A)55°C to +125°C
V _{CC} Supply Voltages
V_{CC} for regulated voltage range $\ldots\ldots~3.0~V$ to $3.6~V$
V_{CC} for full voltage range $\dots \dots 2.7V$ to $3.6V$
Operating ranges define those limits between which the func-

Operating ranges define those limits between which the functionality of the device is guaranteed.



V_{CC} +2.0 V V_{CC} +0.5 V 2.0 V 2.0 N

20510D-5

Figure 1. Maximum Negative Overshoot Waveform

Figure 2. Maximum Positive Overshoot Waveform

DC CHARACTERISTICS CMOS Compatible


Parameter	Description	Test Condition	Min	Тур	Max	Unit	
ال	Input Load Current	$V_{IN} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC \text{ max}}$			±1.0	μА	
ILIT	A9 Input Load Current	$V_{CC} = V_{CC \text{ max}}; A9 = 12.$	5 V			35	μΑ
lLO	Output Leakage Current	V _{OUT} = V _{SS} to V _{CC} , V _{CC} = V _{CC max}				±1.0	μА
	V _{CC} Active Read Current	CE# V OF# V	5 MHz		10	16	
I _{CC1}	(Note 1)	CE# = V _{IL,} OE# ₌ V _{IH}	1 MHz		2	4	mA
I _{CC2}	V _{CC} Active Write Current (Notes 2 and 4)	CE# = V _{IL} , OE# ₌ V _{IH}		20	30	mA	
lcc3	V _{CC} Standby Current	V _{CC} = V _{CC max} ; CE#, RESET# = V _{CC} ±0.	3 V		0.2	5	μА
I _{CC4}	V _{CC} Reset Current	V _{CC} = V _{CC max} ; RESET# = V _{SS} ± 0.3 V			0.2	5	μА
I _{CC5}	Automatic Sleep Mode (Note 3)	$V_{IH} = V_{CC} \pm 0.3 V;$ $V_{IL} = V_{SS} \pm 0.3 V$			0.2	5	μА
V _{IL}	Input Low Voltage			-0.5		0.8	٧
V _{IH}	Input High Voltage			0.7 x V _{CC}		V _{CC} + 0.3	٧
V _{ID}	Voltage for Autoselect and Temporary Sector Unprotect	V _{CC} = 3.3 V		11.5		12.5	V
V _{OL}	Output Low Voltage	I _{OL} = 4.0 mA, V _{CC} = V _{CC}	C min			0.45	٧
V _{OH1}	Outrot High Valence	$I_{OH} = -2.0 \text{ mA}, V_{CC} = V_{c}$	CC min	0.85 V _{CC}			V
V _{OH2}	Output High Voltage	$I_{OH} = -100 \mu\text{A}, V_{CC} = V_{CC}$	CC min	V _{CC} -0.4			
V _{LKO}	Low V _{CC} Lock-Out Voltage (Note 4)			2.3		2.5	٧

Notes:

- 1. The I_{CC} current listed is typically less than 2 mA/MHz, with OE# at V_{IH} . Typical V_{CC} is 3.0 V.
- 2. I_{CC} active while Embedded Erase or Embedded Program is in progress.
- 3. Automatic sleep mode enables the low power mode when addresses remain stable for tACC + 30 ns.
- 4. Not 100% tested.

DC CHARACTERISTICS (Continued)


Zero Power Flash



Note: Addresses are switching at 1 MHz

20510D-6

Figure 3. I_{CC1} Current vs. Time (Showing Active and Automatic Sleep Currents)



Note: T = 25 °C

Figure 4. Typical I_{CC1} vs. Frequency

TEST CONDITIONS




Figure 5. Test Setup

Table 6. Test Specifications

Test Condition	-90R, -100	-120, -150	Unit
Output Load	1	TTL gate	
Output Load Capacitance, C _L (including jig capacitance)	30	100	рF
Input Rise and Fall Times		ns	
Input Pulse Levels	0.0-	٧	
Input timing measurement reference levels	1.	5	٧
Output timing measurement reference levels	1.	5	٧

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS				
		Steady				
	Cha	Changing from H to L				
	Changing from L to H					
XXXXX	Don't Care, Any Change Permitted	Changing, State Unknown				
}	Does Not Apply	Center Line is High Impedance State (High Z)				

KS000010-PAL




Figure 6. Input Waveforms and Measurement Levels

Read Operations

Parameter							Speed	Option		
JEDEC	Std	Des	cription	Test Setup		-90R	-100	-120	-150	Unit
t _{AVAV}	t _{RC}	Read Cycle Time (No	ote 1)		Min	90	100	120	150	ns
t _{AVQV}	t _{ACC}	Address to Output Do	elay	CE# = V _{IL} OE# = V _{IL}	Max	90	100	120	150	ns
tELQV	t _{CE}	Chip Enable to Outpu	ıt Delay	OE# = V _{IL}	Max	90	100	120	150	ns
t _{GLQV}	toE	Output Enable to Out	put Delay		Max	40	40	50	55	ns
t _{EHQZ}	t _{DF}	Chip Enable to Outpu	ut High Z (Note 1)		Max	30	30	30	40	ns
t _{GHQZ}	t _{DF}	Output Enable to Out	put High Z (Note 1)		Max	30	30 30 30 40		40	ns
		0	Read		Min		()	<u> </u>	ns
	I Iomii I	Output Enable Hold Time (Note 1) Toggle and Data# Polling		Min		1	0		ns	
t _{AXQX}	t _{OH}	Output Hold Time Fro	om Addresses, CE# or urs First (Note 1)		Min	0		ns		

Notes:

- 1. Not 100% tested.
- 2. See Figure 5 and Table 6 for test specifications.




Figure 7. Read Operations Timings

AC CHARACTERISTICS Hardware Reset (RESET#)

Paran	neter				
JEDEC Std		Description	Test Setup	All Speed Options	Unit
	tREADY	RESET# Pin Low (During Embedded Algorithms) to Read or Write (See Note)	Max	20	μs
	^t READY	RESET# Pin Low (NOT During Embedded Algorithms) to Read or Write (See Note)	Max	500	ns
	t _{RP}	RESET# Pulse Width	Min	500	ns
	t _{RH}	RESET# High Time Before Read (See Note)	Min	50	ns
	t _{RPD}	RESET# Low to Standby Mode	Min	20	μs
	t _{RB}	RY/BY# Recovery Time	Min	0	ns

Note: Not 100% tested.





Figure 8. RESET# Timings

AC CHARACTERISTICS Erase/Program Operations

Paran	neter			Speed Options				
JEDEC	Std	Description		-90R	-100	-120	-150	Unit
t _{AVAV}	twc	Write Cycle Time (Note 1)	Min	90	100	120	150	ns
t _{AVWL}	t _{AS}	Address Setup Time	Min			0		ns
twlax	t _{AH}	Address Hold Time	Min	50	50	50	65	ns
tovwh	t _{DS}	Data Setup Time	Min	50	50	50	65	ns
twHDX	t _{DH}	Data Hold Time	Min	. 0				ns
	toes	Output Enable Setup Time	Min	0				ns
t _{GHWL}	t _{GHWL}	Read Recovery Time Before Write (OE# High to WE# Low)	Min	0				ns
t _{ELWL}	t _{CS}	CE# Setup Time	Min	0				ns
twhen	t _{CH}	CE# Hold Time	Min	0				ns
twLWH	t _{WP}	Write Pulse Width	Min	50	50	50	65	ns
twhwL	t _{WPH}	Write Pulse Width High	Min	30	30	30	35	ns
t _{WHWH1}	twhwh1	Programming Operation (Notes 1, 2)	Тур	9			μs	
t _{WHWH2}	t _{WHWH2}	Sector Erase Operation (Notes 1, 2)	Тур				sec	
	t _{VCS}	V _{CC} Setup Time	Min	50			μs	
	t _{RB}	Recovery Time from RY/BY#	Min	0				ns
	t _{BUSY}	Program/Erase Valid to RY/BY# Delay	Min		9	ю		ns


Notes:

- 1. Not 100% tested.
- 2. See the "Erase And Programming Performance" section for more information.



Note: $PA = program \ address, PD = program \ data, D_{OUT}$ is the true data at the program address.


Figure 9. Program Operation Timings



Note: SA = sector address (for Sector Erase), VA = Valid Address for reading status data (see "Write Operation Status").

20510D-13


Figure 10. Chip/Sector Erase Operation Timings



Note: VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle.

20510D-14


Figure 11. Data# Polling Timings (During Embedded Algorithms)



Note: VA = Valid address; not required for DQ6. Illustration shows first two status cycle after command sequence, last status read cycle, and array data read cycle.

20510D-15

Figure 12. Toggle Bit Timings (During Embedded Algorithms)



Note: The system may use CE# or OE# to toggle DQ2 and DQ6. DQ2 toggles only when read at an address within an erase-suspended sector.

20510D-16

Figure 13. DQ2 vs. DQ6

Temporary Sector Unprotect

Param	neter				
JEDEC	Std	Description		All Speed Options	Unit
	t _{VIDR}	V _{ID} Rise and Fall Time	Min	500	ns
	t _{RSP}	RESET# Setup Time for Temporary Sector Unprotect	Min	4	μs




Figure 14. Temporary Sector Unprotect Timing Diagram

J 3 V an . Hash


AC CHARACTERISTICS

Alternate CE# Controlled Erase/Program Operations

Para	meter				Speed	Options		
JEDEC	Std	Description		-90R	-100	-120	-150	Unit
t _{AVAV}	t _{WC}	Write Cycle Time (Note 1)	Min	90	100	120	150	ns
t _{AVEL}	t _{AS}	Address Setup Time	Min			0		ns
t _{ELAX}	t _{AH}	Address Hold Time	Min	50	50	50	65	ns
t _{DVEH}	t _{DS}	Data Setup Time	Min	50	50	50	65	ns
t _{EHDX}	t _{DH}	Data Hold Time	Min	0				ns
	t _{OES}	Output Enable Setup Time	Min	0			-	ns
t _{GHEL}	† _{GHEL}	Read Recovery Time Before Write (OE# High to WE# Low)	Min	0				ns
twlel	t _{WS}	WE# Setup Time	Min	0				ns
t _{EHWH}	t _{WH}	WE# Hold Time	Min	0				ns
t _{ELEH}	t _{CP}	CE# Pulse Width	Min	50	50	50	65	ns
t _{EHEL}	t _{CPH}	CE# Pulse Width High	Min	30	30	30	35	ns
t _{WHWH1}	twhwh1	Programming Operation (Notes 1, 2)	Тур	9				μs
t _{WHWH2}	t _{WHWH2}	Sector Erase Operation (Notes 1, 2)	Тур					sec

Notes:

- 1. Not 100% tested.
- 2. See the "Erase And Programming Performance" section for more information.



Notes:

- PA = Program Address, PD = Program Data, DQ7# = complement of the data written to the device, D_{OUT} is the data written to the device.
- 2. Figure indicates the last two bus cycles of the command sequence.

Figure 15. Alternate CE# Controlled Write Operation Timings

ERASE AND PROGRAMMING PERFORMANCE

Parameter	Typ (Note 1)	Max (Note 2)	Unit	Comments		
Sector Erase Time	1	15	s	Excludes 00h programming		
Chip Erase Time	11		s	prior to erasure (Note 4)		
Byte Programming Time	9	300	μs			
Chip Programming Time (Note 3)	4.5	13.5	s	excludes system level overhead (Note 5)		

Notes:

- Typical program and erase times assume the following conditions: 25°C, 3.0 V V_{CC} 100,000 cycles. Additionally, programming typicals assume checkerboard pattern.
- 2. Under worst case conditions of 90°C, V_{CC} = 2.7 V, 100,000 cycles.
- The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes program faster than the maximum program times listed.
- 4. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.
- System-level overhead is the time required to execute the four-bus-cycle sequence for the program command. See Table 5 for further information on command definitions.
- 6. The device has a typical erase and program cycle endurance of 1,000,000 cycles. 100,000 cycles are guaranteed.

LATCHUP CHARACTERISTICS

Description	Min	Max
Input voltage with respect to V _{SS} on all pins except I/O pins (including A9, OE#, and RESET#)	-1.0 V	12.5 V
Input voltage with respect to V _{SS} on all I/O pins	-1.0 V	V _{CC} + 1.0 V
V _{CC} Current	-100 mA .	+100 mA

Includes all pins except V_{CC} . Test conditions: $V_{CC} = 3.0 \text{ V}$, one pin at a time.

TSOP PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Setup	Тур	Max	Unit
C _{IN}	Input Capacitance	V _{IN} = 0	6	7.5	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0	8.5	12	рF
C _{IN2}	Control Pin Capacitance	V _{JN} = 0	7.5	9	pF

Notes:

- 1. Sampled, not 100% tested.
- Test conditions T_A = 25°C, f = 1.0 MHz.

DATA RETENTION

Parameter	Test Conditions	Min	Unit
Additional Parks Debaggion Time	150°C	10	Years
Minimum Pattern Data Retention Time	125°C	20	Years

REVISION SUMMARY

Global

Revised formatting to be consistent with other current 3.0 volt-only data sheets.