## STK672-442A-E

## Overview

The STK672-442A-E is a hybrid IC for use as a unipolar, 2-phase stepping motor driver with PWM current control.

## Applications

- Office photocopiers, printers, etc.


## Features

- Built-in overcurrent detection function (output current OFF).
- Built-in overheat detection function (output current OFF).
- If either over-current or overheat detection function is activated, the FAULT1 signal (active low) is output. The FAULT2 signal is used to output the result of activation of protection circuit detection at 2 levels.
- Built-in power on reset function.
- A micro-step sine wave-driven driver can be activated merely by inputting an external clock.
- External pins can be used to select 2, 1-2 (including pseudo-micro), W1-2, 2 W1-2, or 4W1-2 excitation.
- The switch timing of the 4-phase distributor can be switched by setting an external pin (MODE3) to detect either the rise and fall, or rise only, of CLOCK input.
- Phase is maintained even when the excitation mode is switched. Rotational direction switching function.
- Supports schmitt input for 2.5 V high level input.
- Incorporating a current detection resistor ( $0.122 \Omega$ : resistor tolerance $\pm 2 \%$ ), motor current can be set using two external resistors.
- The ENABLE pin can be used to cut output current while maintaining the excitation mode.
- With a wide current setting range, power consumption can be reduced during standby.
- No motor sound is generated during hold mode due to external excitation current control.
- A external excitation system is used for PWM operations. Fixed current control for shifting the phase of Ach/Bch is used for the PWM phase.
- Miniature package (provides pin compatibility with STK672-440A-E)
$\square$ Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.


## Specifications

Absolute Maximum Ratings at $\mathrm{Tc}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | unit |
| :---: | :---: | :---: | :---: | :---: |
| Maximum supply voltage 1 | $\mathrm{V}_{\text {CC }}$ max | No signal | 52 | V |
| Maximum supply voltage 2 | $V_{\text {DD }}$ max | No signal | -0.3 to +6.0 | V |
| Input voltage | $\mathrm{V}_{\text {IN }}$ max | Logic input pins | -0.3 to +6.0 | V |
| Output current 1 | lop max | $10 \mu \mathrm{~s}, 1$ pulse (resistance load) | 20 | A |
| Output current 2 | $\mathrm{IOH}_{\text {max }}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{CLOCK} 2200 \mathrm{~Hz}$ | 3.5 | A |
| Allowable power dissipation 1 | PdMF max | With an arbitrarily large heat sink. Per MOSFET | 8.3 | w |
| Allowable power dissipation 2 | PdPK max | No heat sink | 2.8 | W |
| Operating substrate temperature | Tc max |  | 105 | ${ }^{\circ} \mathrm{C}$ |
| Junction temperature | Tj max |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |

Allowable Operating Ranges at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | unit |
| :--- | :---: | :--- | ---: | :---: |
| Operating supply voltage 1 | $\mathrm{~V}_{\mathrm{CC}}$ | With signals applied | 10 to 42 | V |
| Operating supply voltage 2 | $\mathrm{~V}_{\mathrm{DD}}$ | With signals applied | $5 \pm 5 \%$ | V |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | Pins $10,11,12,13,14,15,17$ | 2.5 to $\mathrm{V}_{\mathrm{DD}}$ | V |
| Input low voltage | $\mathrm{V}_{\mathrm{IL}}$ | Pins $10,11,12,13,14,15,17$ | 0 to 0.8 | V |
| Output current | I OH | $\mathrm{Tc}=105^{\circ} \mathrm{C}, \mathrm{CLOCK} \geq 200 \mathrm{~Hz}$ | 3.0 | A |
| CLOCK frequency | $\mathrm{f}_{\mathrm{CL}}$ | Minimum pulse width: at least $10 \mu \mathrm{~s}$ | 0 to 50 | kHz |
| Phase driver withstand voltage | $\mathrm{V}_{\mathrm{DSS}}$ | $\mathrm{I}_{\mathrm{D}}=1 \mathrm{~mA}\left(\mathrm{Tc}=25^{\circ} \mathrm{C}\right)$ | 100 min | V |
| Recommended operating <br> substrate temperature | TC | No condensation | 0 to 105 | ${ }^{\circ} \mathrm{C}$ |
| Recommended Vref range | Vref | $\mathrm{Tc}=105^{\circ} \mathrm{C}$ | 0.2 to 1.8 | V |

Electrical Characteristics at $\mathrm{Tc}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=24 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} * 1$

| Parameter |  | Symbol | Conditions | min | typ | max | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DD }}$ supply current |  | ${ }^{\text {I CCO }}$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$, ENABLE=Low |  | 5.7 | 7.0 | mA |
| Output average current *2 |  | loave | $\mathrm{R} / \mathrm{L}=1 \Omega / 0.62 \mathrm{mH}$ in each phase | 0.27 | 0.32 | 0.37 | A |
| FET diode forward voltage |  | Vdf | $\mathrm{If}=1 \mathrm{~A}\left(\mathrm{R}_{\mathrm{L}}=23 \Omega\right)$ |  | 1 | 1.6 | V |
| Output saturation voltage |  | Vsat | $\mathrm{R}_{\mathrm{L}}=23 \Omega$ |  | 0.25 | 0.38 | V |
| Control input pin | Input voltage | $\mathrm{V}_{\mathrm{IH}}$ | Pins 10, 11, 12, 13, 14, 15, 17 | 2.5 |  | $\mathrm{V}_{\text {DD }}$ | V |
|  |  | $\mathrm{V}_{\text {IL }}$ | Pins 10, 11, 12, 13, 14, 15, 17 | -0.3 |  | 0.8 | V |
|  | 5 V level input current | ${ }_{\text {ILH }}$ | Pins 10, 11, 12, 13, 14, 15, 17=5V |  | 50 | 75 | $\mu \mathrm{A}$ |
|  | GND level input current | IILL | Pins 10, 11, 12, 13, 14, 15, 17=GND |  |  | 10 | $\mu \mathrm{A}$ |
| Vref input bias current |  | $\mathrm{I}_{\mathrm{IB}}$ | Pin $19=1.0 \mathrm{~V}$ |  | 10 | 15 | $\mu \mathrm{A}$ |
| FAULT1 pin | Output low voltage | $\mathrm{V}_{\text {OLF }}$ | Pin 16 ( $\mathrm{O}=5 \mathrm{~mA}$ ) |  | 0.25 | 0.5 | V |
|  | 5 V level leakage current | IILF | Pin $16=5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| FAULT2 <br> pin | Overcurrent detection output voltage | $\mathrm{V}_{\mathrm{OF}}{ }^{2}$ | Pin 8 (when all protection functions have been activated) | 2.4 | 2.5 | 2.6 | V |
|  | Overheat detection output voltage | $\mathrm{V}_{\text {OF }}{ }^{3}$ |  | 3.1 | 3.3 | 3.5 |  |
| Overheat detection temperature |  | TSD | Design guarantee |  | 144 |  | ${ }^{\circ} \mathrm{C}$ |
| PWM frequency |  | fc |  | 41 | 48 | 55 | kHz |

## Notes

*1: A fixed-voltage power supply must be used.
*2: The value for Ioave assumes that the lead frame of the product is soldered to the mounting circuit board.
Continued on next page.

Continued from preceding page.

| Parameter |  |  |  |  | Symbol | Conditions | min | typ | max | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 4W1-2 | 2W1-2 | W1-2 | 1-2 | $\begin{gathered} \text { Vref } \\ * 3 \end{gathered}$ | $\theta=15 / 16,16 / 16$ |  | 100 |  |  |
|  | 4W1-2 | 2W1-2 |  |  |  | $\theta=14 / 16$ |  | 97 |  |  |
|  | 4W1-2 |  |  |  |  | $\theta=13 / 16$ |  | 95 |  |  |
|  | 4W1-2 | 2W1-2 | W1-2 |  |  | $\theta=12 / 16$ |  | 93 |  |  |
|  | 4W1-2 |  |  |  |  | $\theta=11 / 16$ |  | 87 |  |  |
|  | 4W1-2 | 2W1-2 |  |  |  | $\theta=10 / 16$ |  | 83 |  |  |
|  | 4W1-2 |  |  |  |  | $\theta=9 / 16$ |  | 77 |  |  |
|  | 4W1-2 | 2W1-2 | W1-2 | 1-2 |  | $\theta=8 / 16$ |  | 71 |  |  |
|  | 4W1-2 |  |  |  |  | $\theta=7 / 16$ |  | 64 |  | \% |
|  | 4W1-2 | 2W1-2 |  |  |  | $\theta=6 / 16$ |  | 55 |  |  |
|  | 4W1-2 |  |  |  |  | $\theta=5 / 16$ |  | 47 |  |  |
|  | 4W1-2 | 2W1-2 | W1-2 |  |  | $\theta=4 / 16$ |  | 40 |  |  |
|  | 4W1-2 |  |  |  |  | $\theta=3 / 16$ |  | 30 |  |  |
|  | 4W1-2 | 2W1-2 |  |  |  | $\theta=2 / 16$ |  | 20 |  |  |
|  | 4W1-2 |  |  |  |  | $\theta=1 / 16$ |  | 11 |  |  |
|  | 2 |  |  |  |  |  |  | 100 |  |  |

Notes
*3: The values given for Vref are design targets, no measurement is performed.

## Package Dimensions

unit:mm (typ)


Derating Curve of Motor Current, IOH , vs. Operating Substrate Temperature, Tc


## Notes

- The current range given above represents conditions when output voltage is not in the avalanche state.
- If the output voltage is in the avalanche state, see the allowable avalanche energy for STK672-4** series hybrid ICs given in a separate document.
- The operating substrate temperature, Tc, given above is measured while the motor is operating. Because Tc varies depending on the ambient temperature, Ta , the value of IOH , and the continuous or intermittent operation of IOH , always verify this value using an actual set.
- The Tc temperature should be checked in the center of the metal surface of the product package.


## Block Diagram



## Sample Application Circuit



## Precautions

[GND wiring]

- To reduce noise on the $5 \mathrm{~V} / 24 \mathrm{~V}$ system, be sure to place the GND of C01 in the circuit given above as close as possible to Pin 2 and Pin 6 of the hybrid IC.
In addition, in order to set the current accurately, the GND side of RO2 of Vref must be connected to the shared ground terminal used by the Pin 18 (S.G) GND, P.G1 and P.G2.


## [Input pins]

- When VDD is being input, for each input pin, measures must be taken so that a negative voltage less than -0.3 V is not applied to Pin 18. Measures must also be taken so that a voltage equal to or greater than $\mathrm{V}_{\mathrm{DD}}$ is not input.
- High voltage input other than VDD, MOI, FAULT1, and FAULT2 is 2.5 V .
- Pull-up resistors are not connected to input pins. Pull-down resistors are attached. When controlling the input to the hybrid IC with the open collector type, be sure to connect a pull-up resistor (1 to $20 \mathrm{k} \Omega$ ).
Be sure to use a device ( 0.8 V or less, low level, when $\mathrm{IOL}=5 \mathrm{~mA}$ ) for the open collector driver at this time that has an output voltage specification such that voltage is pulled to less than 0.8 V at low level.
- When using the power on reset function built into the hybrid IC, be sure to directly connect Pin 14 to VDD.
- We recommend attaching a $1,000 \mathrm{pF}$ capacitor to each input to prevent malfunction during high-impedance input. Be sure to connect the capacitor near the hybrid IC, between Pin 18 (S, G). When input is fixed low, directly connect to Pin 18. When input is fixed high, directly connect to VDD.


## [Current setting Vref]

- We recommend a resistance of $1 \mathrm{k} \Omega$ or less for RO2 to reduce the effect of input bias current to the Vref pin.
- If the motor current is temporarily reduced, the circuit given below is recommended.

The variable voltage range of Vref input is 0.2 to 1.8 V .

[Setting the motor current]
The motor current, $\mathrm{I}_{\mathrm{OH}}$, is set using the Pin 19 voltage, Vref, of the hybrid IC. Equations related to IOH and Vref are given below.

```
Vref \approx(RO2 \div (RO2+RO1))}\times\mp@subsup{V}{DD}{}(5\textrm{V}
IOH }\approx(\mathrm{ Vref ! 4.9) % Rs
\(\mathrm{IOH} \approx(\) Vref \(\div 4.9) \div \mathrm{Rs}\)

The value of 4.9 in Equation (2) above represents the Vref voltage as divided by a circuit inside the control IC. Rs: \(0.122 \Omega\) (Current detection resistor inside the hybrid IC)
- Motor current peak value IOH setting

[Smoke Emission Precuations]
If Pin 18 (S.G terminal) is attached to the PCB without using solder, overcurrent may flow into the MOSFET at \(\mathrm{V}_{\mathrm{CC}} \mathrm{ON}\) (24V ON), causing the STK672-442A-E to emit smoke because 5 V circuits cannot be controlled.
In addition, as long as one of the output Pins, \(1,3,4\), or 5 , is open, inductance energy stored in the motor results in electrical stress on the driver, possibly resulting in the emission of smoke.

Function Table
\begin{tabular}{|c|c|c|c|c|c|}
\hline M2 & 0 & 0 & 1 & 1 & \multirow{2}{c|}{\begin{tabular}{c} 
CLOCK Edge Timing for \\
Phase Switching
\end{tabular}} \\
\hline M3 & 0 & 1 & 0 & 1 & CLOCK rising edge \\
\hline 1 & M1 & \begin{tabular}{c} 
2-phase excitation \\
selection
\end{tabular} & \begin{tabular}{c} 
1-2-phase excitation \\
\((\mathrm{IOH}=100 \%)\)
\end{tabular} & \begin{tabular}{c} 
W1-2 phase \\
excitation
\end{tabular} & \begin{tabular}{c}
\(2 \mathrm{~W} 1-2\) phase \\
excitation
\end{tabular} \\
\hline 0 & \begin{tabular}{c} 
1-2 phase excitation \\
\((\mathrm{IOH}=100 \%, 71 \%)\)
\end{tabular} & \begin{tabular}{c} 
W1-2 phase \\
excitation
\end{tabular} & \begin{tabular}{c}
\(2 \mathrm{~W} 1-2\) phase \\
excitation
\end{tabular} & \begin{tabular}{c} 
4W1-2 phase \\
excitation
\end{tabular} & CLOCK both edges \\
\hline
\end{tabular}
\(\mathrm{IOH}^{\prime}=100 \%\) results in the Vref voltage setting, IOH -
During 1-2 phase excitation, the hybrid IC operates at a current setting of \(\mathrm{IOH}=100 \%\) when the CLOCK signal rises. Conversely, pseudo micro current control is performed to control current at \(\mathrm{IOH}^{=100 \%}\) or \(71 \%\) at both edges of the CLOCK signal.

CWB pin
\begin{tabular}{|c|c|}
\hline Forward/CW & 0 \\
\hline Reverse/CCW & 1 \\
\hline
\end{tabular}

\section*{ENABLE • RESETB pin}
\begin{tabular}{|c|c|}
\hline ENABLE & Motor current cut: Low \\
\hline RESETB & Active Low \\
\hline
\end{tabular}

\section*{Timing Charts}

ITF02580

W1-2-phase excitation timing charts (M3=1)


1-2-phase excitation timing charts (M3=1)
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{} \\
\hline \multicolumn{2}{|l|}{M2 0} \\
\hline \multicolumn{2}{|l|}{M3 \({ }^{1}\)} \\
\hline \multicolumn{2}{|l|}{RESET} \\
\hline \multicolumn{2}{|l|}{cwb} \\
\hline \multicolumn{2}{|l|}{} \\
\hline \multicolumn{2}{|l|}{\[
\mathrm{C}_{0}^{0} \quad \mathrm{~A}
\]} \\
\hline \multicolumn{2}{|l|}{\(\stackrel{ \pm}{\sim}\)} \\
\hline \multicolumn{2}{|l|}{\[
\stackrel{0}{\circ}
\]} \\
\hline \multicolumn{2}{|l|}{\(\stackrel{\text { U }}{\sim}\)} \\
\hline \multicolumn{2}{|l|}{} \\
\hline \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\[
\begin{array}{ll}
\mathbb{\otimes} \\
\underset{\sim}{0} & 71 \%
\end{array}
\]}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{\(\stackrel{\square}{7}\)} \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\[
{ }_{\text {© }}^{\stackrel{\rightharpoonup}{U}} A \text { phase }
\]}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\(\stackrel{\text { ¢ }}{\stackrel{\text { ® }}{\sim}}\)}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\%}} \\
\hline & \\
\hline \[
\bar{\zeta}_{\text {Un phase }}
\] & \\
\hline Vref & \\
\hline
\end{tabular}

ITF02581

2W1-2-phase excitation timing charts (M3=1)


1-2-phase excitation timing charts (M3=0)


ITF02584

W1-2-phase excitation timing charts (M3=0)


4W1-2-phase excitation timing charts ( \(\mathrm{M} 3=0\) )


\section*{Usage Notes}
1. I/O Pins and Functions of the Control Block
[Pin description]
\begin{tabular}{|c|c|l|}
\hline HIC pin & Pin Name & \\
\hline 7 & MOI & Function \\
\hline 19 & Vref & Current value setting \\
\hline 10 & MODE1 & \multirow{3}{*}{ Excitation mode selection } \\
\hline 11 & MODE2 & \\
\hline 17 & MODE3 & External CLOCK (motor rotation instruction) \\
\hline 12 & CLOCK & Sets the direction of rotation of the motor axis \\
\hline 13 & CWB & System reset \\
\hline 14 & RESETB & Motor current OFF \\
\hline 15 & ENABLE & \multirow{2}{*}{ Overcurrent/over-heat detection output } \\
\hline 16 & FAULT1 & FAULT2 \\
\hline
\end{tabular}

\section*{Description of each pin}

\section*{[CLOCK (Phase switching clock)]}

Input frequency: DC-20kHz (when using both edges) or DC-50kHz (when using one edge)
Minimum pulse width: \(20 \mu\) (when using both edges) or \(10 \mu \mathrm{~s}\) (when using one edge)
Pulse width duty: \(40 \%\) to \(50 \%\)
Both edge, single edge operation
M3:1 The excitation phase moves one step at a time at the rising edge of the CLOCK pulse.
M3:0 The excitation phase moves alternately one step at a time at the rising and falling edges of the CLOCK pulse.

\section*{[CWB (Motor direction setting)]}

When \(\mathrm{CWB}=0\) : The motor rotates in the clockwise direction.
When CWB=1: The motor rotates in the counterclockwise direction.
Do not allow CWB input to vary during the \(7 \mu\) s interval before and after the rising and falling edges of CLOCK input.
[ENABLE (Forcible OFF control of excitation drive output A, AB, B, and BB, and selecting operation/hold status inside the HIC)]

\section*{ENABLE=1: Normal operation}

When ENABLE=0: Motor current goes OFF, and excitation drive output is forcibly turned OFF.
The system clock inside the HIC stops at this time, with no effect on the HIC even if input pins other than RESET input vary. In addition, since current does not flow to the motor, the motor shaft becomes free.
If the CLOCK signal used for motor rotation suddenly stops, the motor shaft may advance beyond the control position due to inertia. A SLOW DOWN setting where the CLOCK cycle gradually decreases is required in order to stop at the control position.
[MODE1, MODE2, and MODE3 (Selecting the excitation mode, and selecting one edge or both edges of the CLOCK)] Excitation select mode terminal (See the sample application circuit for excitation mode selection), selecting the CLOCK input edge(s).
Mode setting active timing
Do not change the mode within \(7 \mu\) s of the input rising or falling edge of the CLOCK signal.

\section*{[RESETB (System-wide reset)]}

The reset signal is formed by the power-on reset function built into the HIC and the RESETB terminal.
When activating the internal circuits of the HIC using the power-on reset signal within the HIC, be sure to connect Pin 14 of the HIC to VDD.
[Vref (Voltage setting to be used for the current setting reference)]
- Pin type: Analog input configuration, input pull-down resistor \(100 \mathrm{k} \Omega\) Input voltage is in the voltage range of 0.2 V to 1.8 V .

\section*{[Input timing]}

The control IC of the driver is equipped with a power on reset function capable of initializing internal IC operations when power is supplied. A 4 V typ setting is used for power on reset. Because the specification for the MOSFET gate voltage is \(5 \mathrm{~V} \pm 5 \%\), conduction of current to output at the time of power on reset adds electromotive stress to the MOSFET due to lack of gate voltage. To prevent electromotive stress, be sure to set ENABLE=Low while VDD, which is outside the operating supply voltage, is less than 4.75 V .
In addition, if the RESETB terminal is used to initialize output timing, be sure to allow at least \(10 \mu \mathrm{~s}\) until CLOCK input.


ENABLE, CLOCK, and RESETB Signals Input Timing
[Configuration of control block I/O pins]
<Configuration of the MODE1, MODE2, MODE3, CLOCK, <Configuration of the FAULT2 pin> CWB, ENABLE, and RESETB input pins>


The input pins of this driver all use Schmitt input. Typical specifications at \(\mathrm{Tc}=25^{\circ} \mathrm{C}\) are given below. Hysteresis voltage is 0.3 V (VIHa-VILa).


Input voltage specifications are as follows.
\[
\begin{aligned}
& \mathrm{V}_{\mathrm{IH}}=2.5 \mathrm{Vmin} \\
& \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{Vmax}
\end{aligned}
\]
<Configuration of the Vref input pin>

(The buffer has an open drain configuration.)
<FAULT1, FAULT2 output>

\section*{FAULT1 Output}

FAULT1 is an open drain output. Low is output if either overcurrent or overheating is detected.

FAULT2 output
Output is resistance divided (2 levels) and the type of abnormality detected is converted to the corresponding output voltage.
- Overcurrent: 2.5V(typ)
- Overheat: 3.3V(typ)

Abnormality detection can be released by a RESETB operation or turning VDD voltage on/off.

\section*{[MOI output]}

The output frequency of this excitation monitor pin varies depending on the excitation mode. For output operations, see the timing chart.

\section*{2. Overcurrent Detection and Overheat Detection Functions}

Each detection function operates using a latch system and turns output off. Because a RESET signal is required to restore output operations, once the power supply, \(\mathrm{V}_{\mathrm{DD}}\), is turned off, you must either again apply power on reset with \(\mathrm{V}_{\mathrm{DD}} \mathrm{ON}\) or apply a RESETB \(=\) High \(\rightarrow\) Low \(\rightarrow\) High signal.

\section*{[Overcurrent detection]}

This hybrid IC is equipped with a function for detecting overcurrent that arises when the motor burns out or when there is a short between the motor terminals.
Overcurrent detection occurs at 5.0A typ with the STK672-442A-E.


Overcurrent detection begins after an interval of no detection (a dead time of \(1.25 \mu \mathrm{~s}\) typ) during the initial ringing part during PWM operations. The no detection interval is a period of time where overcurrent is not detected even if the current exceeds IOH .

\section*{[Overheat detection]}

Rather than directly detecting the temperature of the semiconductor device, overheat detection detects the temperature of the aluminum substrate ( \(144^{\circ} \mathrm{C}\) typ).
Within the allowed operating range recommended in the specification manual, if a heat sink attached for the purpose of reducing the operating substrate temperature, Tc, comes loose, the semiconductor can operate without breaking. However, we cannot guarantee operations without breaking in the case of operations other than those recommended, such as operations at a current exceeding IOH max that occurs before overcurrent detection is activated.

\section*{3. Allowable Avalanche Energy Value}
(1) Allowable Range in Avalanche Mode

When driving a 2-phase stepping motor with constant current chopping using an STK672-4** Series hybrid IC, the waveforms shown in Figure 1 below result for the output current, \(\mathrm{I}_{\mathrm{D}}\), and voltage, \(\mathrm{V}_{\mathrm{DS}}\).


Figure 1 Output Current, ID, and Voltage, VDS, Waveforms 1 of the STK672-4** Series when Driving a 2Phase Stepping Motor with Constant Current Chopping

When operations of the MOSFET built into STK672-4** Series ICs is turned off for constant current chopping, the ID signal falls like the waveform shown in the figure above. At this time, the output voltage, VDS, suddenly rises due to electromagnetic induction generated by the motor coil.

In the case of voltage that rises suddenly, voltage is restricted by the MOSFET VDSS. Voltage restriction by VDSS results in a MOSFET avalanche. During avalanche operations, ID flows and the instantaneous energy at this time, EAVL1, is represented by Equation (3-1).
```

EAVL1=VDSS }\times\mathrm{ IAVL }\times0.5\timestAVL
VDSS: V units, IAVL: A units, tAVL: sec units The coefficient 0.5 in Equation (3-1) is a constant required to convert the IAVL triangle wave to a square wave.

```

During STK672-4** Series operations, the waveforms in the figure above repeat due to the constant current chopping operation. The allowable avalanche energy, EAVL, is therefore represented by Equation (3-2) used to find the average power loss, PAVL, during avalanche mode multiplied by the chopping frequency in Equation (3-1).
\[
\begin{align*}
\text { PAVL }=V \mathrm{DSS} \times \text { IAVL } \times 0.5 \times \text { tAVL×fc }--------------------------------------------(~ \tag{3-2}
\end{align*}
\]

For VDSS, IAVL, and tAVL, be sure to actually operate the STK672-4** Series and substitute values when operations are observed using an oscilloscope.

Ex. If \(V_{D S S}=110 \mathrm{~V}\), IAVL \(=1 \mathrm{~A}, \mathrm{tAVL}=0.2 \mu\) s when using a STK672-442A-E driver, the result is: PAVL \(=110 \times 1 \times 0.5 \times 0.2 \times 10^{-6} \times 50 \times 10^{3}=0.55 \mathrm{~W}\)
\(\mathrm{V}_{\mathrm{DSS}}=110 \mathrm{~V}\) is a value actually measured using an oscilloscope.
The allowable loss range for the allowable avalanche energy value, PAVL, is shown in the graph in Figure 3. When examining the avalanche energy, be sure to actually drive a motor and observe the \(\mathrm{I}_{\mathrm{D}}, \mathrm{V}_{\mathrm{DSS}}\), and tAVL waveforms during operation, and then check that the result of calculating Equation (3-2) falls within the allowable range for avalanche operations.
(2) ID and VDSS Operating Waveforms in Non-avalanche Mode

Although the waveforms during avalanche mode are given in Figure 1, sometimes an avalanche does not result during actual operations.
Factors causing avalanche are listed below.
- Poor coupling of the motor's phase coils (electromagnetic coupling of A phase and AB phase, B phase and BB phase).
- Increase in the lead inductance of the harness caused by the circuit pattern of the P.C. board and motor.
- Increases in VDSS, tAVL, and IAVL in Figure 1 due to an increase in the supply voltage from 24 V to 36 V . If the factors above are negligible, the waveforms shown in Figure 1 become waveforms without avalanche as shown in Figure 2.
Under operations shown in Figure 2, avalanche does not occur and there is no need to consider the allowable loss range of PAVL shown in Figure 3.


Figure 2 Output Current, ID, and Voltage, VDS, Waveforms 2 of the STK672-4** Series when Driving a 2-Phase Stepping Motor with Constant Current Chopping

Figure 3 Allowable Loss Range, PAVL-IOH During Avalanche Operations


Note:
The operating conditions given above represent a loss when driving a 2-phase stepping motor with constant current chopping.
Because it is possible to apply 3 W or more at \(\mathrm{IOH}=0 \mathrm{~A}\), be sure to avoid using the MOSFET body diode that is used to drive the motor as a zener diode.
4. Calculating HIC Internal Power Loss

The average internal power loss in each excitation mode of the STK672-442A-E can be calculated from the following formulas. *1
[Each excitation mode]
2-phase excitation mode
\(2 \mathrm{PdAVex}=(\mathrm{Vsat}+\mathrm{Vdf}) \times 0.5 \times \mathrm{CLOCK} \times \mathrm{IOH} \times \mathrm{t} 2+0.5 \times \mathrm{CLOCK} \times \mathrm{IOH} \times(\mathrm{Vsat} \times \mathrm{t} 1+\mathrm{Vdf} \times \mathrm{t} 3)\)
1-2 Phase excitation mode
\(1-2\) PdAVex \(=(\) Vsat + Vdf \() \times 0.25 \times\) CLOCK \(\times I_{O H} \times t 2+0.25 \times C L O C K \times I_{O H} \times(\) Vsat \(\times t 1+\) Vdf \(\times \mathrm{t} 3)\)
W1-2 Phase excitation mode
W1-2PdAVex \(=0.64\left[(\mathrm{Vsat}+\mathrm{Vdf}) \times 0.125 \times \mathrm{CLOCK} \times \mathrm{I}_{\mathrm{OH}} \times \mathrm{t} 2+0.125 \times \mathrm{CLOCK} \times \mathrm{I}_{\mathrm{OH}} \times(\mathrm{Vsat} \times \mathrm{t} 1+\mathrm{Vdf} \times \mathrm{t} 3)\right]\)
2W1-2 Phase excitation mode
\(2 \mathrm{~W} 1-2 \mathrm{PdAVex}=0.64[(\mathrm{Vsat}+\mathrm{Vdf}) \times 0.0625 \times \mathrm{CLOCK} \times \mathrm{IOH} \times \mathrm{t} 2+0.0625 \times \mathrm{CLOCK} \times \mathrm{IOH} \times(\mathrm{Vsat} \times \mathrm{t} 1+\mathrm{Vdf} \times \mathrm{t} 3)]\)
4W1-2 Phase excitation mode
\(4 \mathrm{~W} 1-2 \mathrm{PdAVex}=0.64[(\mathrm{Vsat}+\mathrm{Vdf}) \times 0.0625 \times \mathrm{CLOCK} \times \mathrm{IOH} \times \mathrm{t} 2+0.0625 \times \mathrm{CLOCK} \times \mathrm{IOH} \times(\mathrm{Vsat} \times \mathrm{t} 1+\mathrm{Vdf} \times \mathrm{t} 3)]\)

Motor hold mode
HoldPdAVex \(=(\) Vsat + Vdf \() \times \mathrm{IOH}^{-}\)
Note: 2-phase \(100 \%\) conductance is assumed in Equation (4-6).
Vsat: Combined voltage of Ron voltage drop + current detection resistance
Vdf: Combined voltage of the FET body diode + current detection resistance *1
CLOCK: Input CLOCK (HIC: input frequency at Pin 12)
*1 Although a synchronous rectification system is used, substitute using the value of Vdf, while taking design margins into account.
t 1 , t 2 , and t 3 represent the waveforms shown in the figure below.
t 1 : Time required for the winding current to reach the set current ( IOH )
t2: Time in the constant current control (PWM) region
t 3 : Time from end of phase input signal until inverse current regeneration is complete


Motor COM Current Waveform Model
```

t1= (-L/(R+0.25)) In (1-(((R+0.25)/VCC) ×IOH)) -----------------------------------------------------------------------------------
t3=(-L/R) In ((VCC}+1)/(IOH\timesR+\mp@subsup{V}{CC}{}+1)
$\mathrm{V}_{\mathrm{CC}}$ : Motor supply voltage (V)
L: Motor inductance (H)
R : Motor winding resistance ( $\Omega$ )
$\mathrm{I}_{\mathrm{OH}}$ : Motor set output current crest value (A)

```

Fixed current control time, t2, for each excitation mode
(1) 2-phase excitation
\begin{tabular}{|c|c|}
\hline \(\mathrm{t} 2=(2 \div\) CLOCK \()-(\mathrm{t} 1+\mathrm{t} 3)\) & -9) \\
\hline \(\mathrm{t} 2=(3 \div\) CLOCK \()-\mathrm{t} 1 \cdots \cdots . .\). & (4-10) \\
\hline \(\mathrm{t} 2=(7 \div\) CLOCK \()-\mathrm{t} 1 \cdots \cdots\). & (4-11) \\
\hline \(\mathrm{t} 2=(15 \div\) CLOCK \()-\mathrm{t} 1 \cdots \cdots\) & (4-12) \\
\hline
\end{tabular}
(2) 1-2 phase excitation

(3) W1-2 phase excitation
\(\mathrm{t} 2=(15 \div\) CLOCK \()-\mathrm{t} 1\)
(4-12)

For the values of Vsat and Vdf, be sure to substitute from Vsat vs \(\mathrm{IOH}_{\mathrm{OH}}\) and Vdf vs \(\mathrm{IOH}_{\mathrm{OH}}\) at the setting current value IOH. (See pages to follow)
Then, determine if a heat sink is necessary by comparing with the \(\Delta T \mathrm{~T}\) vs Pd graph (see next page) based on the calculated average output loss, HIC.
For heat sink design, be sure to see STK672-442A-E.
The HIC average power, PdAVex described above, represents loss when not in avalanche mode. To add the loss in avalanche mode, be sure to add PAVL \((4-13,14)\) using the formula \((3-2)\) for average power loss , PAVL, for STK672\(4^{* *}\) avalanche mode, described below to PdAVex described above.
When using this IC without a fin, always check for temperature increases in the set, because the HIC substrate temperature, Tc, varies due to effects of convection around the HIC.
[Calculating the average power loss, PAVL, during avalanche mode]
The allowable avalanche energy, EAVL, during fixed current chopping operation is represented by Equation (3-2) used to find the average power loss, PAVL, during avalanche mode that is calculated by multiplying Equation (3-1) by the chopping frequency.

PAVL \(=V_{\text {DSS }} \times\) IAVL \(\times 0.5 \times \mathrm{tAVL} \times \mathrm{fc}\)
fc: Hz units (input MAX PWM frequency when using the STK672-4** series.)
Be sure to actually operate an STK672-4** series and substitute values found when observing operations on an oscilloscope for VDSS, IAVL, and tAVL.

The sum of PAVL values for each excitation mode is multiplied by the constants given below and added to the average internal HIC loss equation, except in the case of 2-phase excitation.
\(1-2\) excitation mode and higher: \(\mathrm{PAVL}(1)=0.7 \times\) PAVL
During 2-phase excitation and motor hold: PAVL(1)=1×PAVL

Output saturation voltage, Vsat - Output current, IOH


Forward voltage, Vdf -Output current, IOH


Substrate temperature rise, \(\Delta \mathrm{Tc}\) (no heat sink) - Internal average power dissipation, PdAV


\section*{5. Thermal design}
[Operating range in which a heat sink is not used]
Use of a heat sink to lower the operating substrate temperature of the HIC (Hybrid IC) is effective in increasing the quality of the HIC.
The size of heat sink for the HIC varies depending on the magnitude of the average power loss, PdAV, within the HIC. The value of PdAV increases as the output current increases. To calculate PdAV, refer to "Calculating Internal HIC Loss for the STK672-442A-E".
Calculate the internal HIC loss, PdAV, assuming repeat operation such as shown in Figure 1 below, since conduction during motor rotation and off time both exist during actual motor operations,


Figure 1 Motor Current Timing
T1: Motor rotation operation time
T2: Motor hold operation time
T3: Motor current off time
T2 may be reduced, depending on the application.
T0: Single repeated motor operating cycle
\(\mathrm{I}_{\mathrm{O}} 1\) and \(\mathrm{I}_{\mathrm{O}} 2\) : Motor current peak values
Due to the structure of motor windings, the phase current is a positive and negative current with a pulse form.
Note that figure 1 presents the concepts here, and that the on/off duty of the actual signals will differ.
The hybrid IC internal average power dissipation PdAV can be calculated from the following formula. \(\mathrm{PdAV}=(\mathrm{T} 1 \times \mathrm{P} 1+\mathrm{T} 2 \times \mathrm{P} 2+\mathrm{T} 3 \times 0) \div \mathrm{TO}\) \(\qquad\) (I)
(Here, P 1 is the PdAV for IO 1 and P 2 is the PdAV for \(\mathrm{I}^{2}\) )
If the value calculated using Equation (I) is 1.5 W or less, and the ambient temperature, Ta , is \(60^{\circ} \mathrm{C}\) or less, there is no need to attach a heat sink. Refer to Figure 2 for operating substrate temperature data when no heat sink is used.
[Operating range in which a heat sink is used]
Although a heat sink is attached to lower Tc if PdAV increases, the resulting size can be found using the value of
\(\theta c-a\) in Equation (II) below and the graph depicted in Figure 3.
\(\theta c-a=(T c\) max-Ta \() \div P d A V\) \(\qquad\) (II)

Tc max: Maximum operating substrate temperature \(=105^{\circ} \mathrm{C}\)
Ta: HIC ambient temperature
Although a heat sink can be designed based on equations (I) and (II) above, be sure to mount the HIC in a set and confirm that the substrate temperature, Tc, is \(105^{\circ} \mathrm{C}\) or less.
The average HIC power loss, PdAV, described above represents the power loss when there is no avalanche operation. To add the loss during avalanche operations, be sure to add Equation (3-2), "Allowable STK672-4** Avalanche Energy Value", to PdAV.

Figure 2 Substrate temperature rise, \(\Delta \mathrm{Tc}\) - Internal average power dissipation, PdAV


Figure 3 Heat sink area (Board thickness: 2mm) - \(\theta \mathrm{c}-\mathrm{a}\)


\section*{6. Mitigated Curve of Package Power Loss, PdPK, vs. Ambient Temperature, Ta}

Package power loss, PdPK, refers to the average internal power loss, PdAV, allowable without a heat sink. The figure below represents the allowable power loss, PdPK, vs. fluctuations in the ambient temperature, Ta. Power loss of up to 2.8 W is allowable at \(\mathrm{Ta}=25^{\circ} \mathrm{C}\), and of up to 1.5 W at \(\mathrm{Ta}=60^{\circ} \mathrm{C}\).

Allowable power dissipation, PdPK (no heat sink) - Ambient temperature, Та


■ SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
■ SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
■ In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
\(\square\) Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of June, 2011. Specifications and information herein are subject to change without notice.```

