

RoHS Compliant Product
 A suffix of "-C" specifies halogen & lead-free

DESCRIPTION



The SST3585 provide the designer with best combination of fast switching, low on-resistance and cost effectiveness.

The SOT-26 package is universally used for all commercial-industrial surface mount applications.

FEATURES

- Low Gate Charge
- Low On-resistance

MARKING CODE




REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	2.70	3.10	G	0.37	REF.
B	2.60	3.00	H	0.30	0.55
C	1.20	REF.	J	-	-
D	1.40	1.80	K	0.12	REF.
E	0.95	REF.	L	-	0.10
F	0.60	REF.			

PACKAGE INFORMATION

Package	MPQ	Leader Size
SOT-26	3K	7 inch

TOP VIEW



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Ratings		Unit
		N-Channel	P-Channel	
Drain-Source Voltage	V_{DS}	20	-20	V
Gate-Source Voltage	V_{GS}	± 12	± 12	V
Continuous Drain Current ³	I_D	3.5	-2.5	A
		2.8	-1.97	
Pulsed Drain Current ¹	I_{DM}	10	-10	A
Power Dissipation	P_D	1.14		W
Maximum Junction to Ambient ³	$R_{\theta JA}$	110		$^\circ\text{C} / \text{W}$
Linear Derating Factor		0.01		W / $^\circ\text{C}$
Operating Junction & Storage Temperature Range	T_J, T_{STG}	-55~150		$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static						
Drain-Source Breakdown Voltage	N-Ch P-Ch	BV_{DSS}	20	-	-	V $V_{GS}=0, I_D=250\mu\text{A}$ $V_{GS}=0, I_D= -250\mu\text{A}$
			-20	-	-	
Breakdown Voltage Temp. Coefficient	N-Ch P-Ch	$\Delta \text{BV}_{DSS}/\Delta T_J$	-	0.02	-	V/°C Reference to 25°C, $I_D=1\text{mA}$ Reference to 25°C, $I_D= -1\text{mA}$
			-	-0.01	-	
Gate-Threshold Voltage	N-Ch P-Ch	$V_{GS(\text{th})}$	0.5	-	1.2	V $V_{DS}=V_{GS}, I_D=250\mu\text{A}$ $V_{DS}=V_{GS}, I_D= -250\mu\text{A}$
			-	-	-1.2	
Forward Transconductance	N-Ch P-Ch	g_{fs}	-	7	-	S $V_{DS}=5\text{V}, I_D=3\text{A}$ $V_{DS}= -5\text{V}, I_D= -2\text{A}$
			-	4	-	
Gate-Source Leakage Current	N-Ch P-Ch	I_{GSS}	-	-	±100	nA $V_{GS}= \pm 12\text{V}$ $V_{GS}= \pm 12\text{V}$
			-	-	±100	
Drain-Source Leakage Current	N-Ch P-Ch N-Ch P-Ch	I_{DSS}	-	-	1	μA $V_{DS}=20\text{ V}, V_{GS}=0$ $V_{DS}= -20\text{ V}, V_{GS}=0$ $V_{DS}=16\text{V}, V_{GS}=0$ $V_{DS}= -16\text{V}, V_{GS}=0$
			-	-	-1	
			-	-	10	
			-	-	-25	
Drain-Source On-Resistance ¹	N-Ch P-Ch N-Ch P-Ch	$R_{DS(\text{ON})}$	-	-	75	mΩ $V_{GS}=4.5\text{V}, I_D=3.5\text{A}$ $V_{GS}= -4.5\text{V}, I_D= -2.5\text{A}$ $V_{GS}=2.5\text{V}, I_D=1.2\text{A}$ $V_{GS}= -2.5\text{V}, I_D= -2\text{A}$
			-	-	160	
			-	-	125	
			-	-	300	
Total Gate Charge ¹	N-Ch P-Ch	Q_g	-	4	7	nC N-Channel $V_{DS}=16\text{V}, V_{GS}=4.5\text{V}, I_D=3\text{A}$
			-	5	8	
Gate-Source Charge	N-Ch P-Ch	Q_{gs}	-	0.7	-	P-Channel $V_{DS}= -16\text{V}, V_{GS}= -4.5\text{V}, I_D= -2\text{A}$
			-	1	-	
Gate-Drain Charge	N-Ch P-Ch	Q_{gd}	-	2	-	nS N-Channel $V_{DS}=15\text{V}, R_G=3.3\Omega, R_D=15\Omega$ $V_{GS}=5\text{V}, I_D=1\text{A}$
			-	2	-	
Turn-on Delay Time ¹	N-Ch P-Ch	$T_{d(on)}$	-	6	-	P-Channel $V_{DS}= -10\text{V}, R_G=3.3\Omega, R_D=10\Omega$ $V_{GS}= -10\text{V}, I_D= -1\text{A}$
			-	6	-	
Rise Time	N-Ch P-Ch	T_r	-	8	-	nS N-Channel $V_{GS}=0, V_{DS}=20\text{V}, f=1.0\text{MHz}$
			-	17	-	
Turn-off Delay Time	N-Ch P-Ch	$T_{d(off)}$	-	10	-	pF P-Channel $V_{GS}=0, V_{DS}= -20\text{V}, f=1.0\text{MHz}$
			-	16	-	
Fall Time	N-Ch P-Ch	T_f	-	3	-	Ω $f=1.0\text{MHz}$
			-	5	-	
Input Capacitance	N-Ch P-Ch	C_{iss}	-	430	520	N-Channel $V_{GS}=0, V_{DS}=20\text{V}, f=1.0\text{MHz}$
			-	630	750	
Output Capacitance	N-Ch P-Ch	C_{oss}	-	55	-	P-Channel $V_{GS}=0, V_{DS}= -20\text{V}, f=1.0\text{MHz}$
			-	50	-	
Reverse Transfer Capacitance	N-Ch P-Ch	C_{rss}	-	40	-	Ω $f=1.0\text{MHz}$
			-	40	-	
Gate Resistance	N-Ch P-Ch	R_g	-	1.4	1.7	Ω $f=1.0\text{MHz}$
			-	7	10	

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Source-Drain Diode						
Forward On Voltage ¹	N-Ch	V_{SD}	-	-	1.2	V
	P-Ch		-	-	-1.2	
Reverse Recovery Time	N-Ch	T_{RR}	-	16	-	ns
	P-Ch		-	20	-	
Reverse Recovery Charge	N-Ch	Q_{rr}	-	8	-	nC
	P-Ch		-	15	-	

Notes:

- 1 Pulse width limited by Max. junction temperature.
- 2 Pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.
- 3 Surface mounted on 1 in² copper pad of FR4 board; $t \leq 5$ sec. $180^\circ\text{C}/\text{W}$ when mounted on min. copper pad.

CHARACTERISTICS CURVE (N-Channel)




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristics of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature

CHARACTERISTICS CURVE (N-Channel)




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Transfer Characteristics




Fig 12. Gate Charge Waveform

CHARACTERISTICS CURVE (P-Channel)




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristics of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature

CHARACTERISTICS CURVE (P-Channel)




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Switching Time Waveform




Fig 12. Gate Charge Waveform