

**Amplifier, Power, 1.6W
 12.75—15.35 GHz**
MAAPGM0071-DIE
 Rev B
 Preliminary Datasheet

Features


- ◆ **1.6 Watt Saturated Output Power Level**
- ◆ **Variable Drain Voltage (6-10V) Operation**
- ◆ **MSAG[®] Process**

Description

The MAAPGM0071-DIE is a 4-stage 1.6 W power amplifier with on-chip bias networks. This product is fully matched to 50 ohms on both the input and output. It can be used as a power amplifier stage or as a driver stage in high power applications.

Fabricated using M/A-COM's repeatable, high performance and highly reliable GaAs Multifunction Self-Aligned Gate (MSAG[™]) Process, each device is 100% RF tested on wafer to ensure performance compliance.

M/A-COM's MSAG[™] process features robust silicon-like manufacturing processes, planar processing of ion implanted transistors, multiple implant capability enabling power, low-noise, switch and digital FETs on a single chip, and polyimide scratch protection for ease of use with automated manufacturing processes. The use of refractory metals and the absence of platinum in the gate metal formulation prevents hydrogen poisoning when employed in hermetic packaging.


Primary Applications

- ◆ **Point-to-Point Radios**
 - ◆ **13 and 15 GHz Bands**

Electrical Characteristics: $T_B = 30^{\circ}\text{C}^1$, $Z_0 = 50 \Omega$, $V_{DD} = 8\text{V}$, $I_{DQ} = 900\text{mA}^2$, $P_{in} = 10 \text{ dBm}$, $R_G = 100 \Omega$

Parameter	Symbol	Typical	Units
Bandwidth	f	12.75-15.35	GHz
Output Power	P_{OUT}	32	dBm
1-dB Compression Point	P_{1dB}	31	dBm
Power Added Efficiency	PAE	19	%
Small Signal Gain	G	27	dB
Input VSWR	VSWR	1.4:1	
Output VSWR	VSWR	2.7:1	
Gate Current	I_{GG}	10	mA
Drain Current	I_{DD}	1400	mA
Output Third Order Intercept	TOI	40	dBm
Third Order Intermod, Pout = 26 dBm (DCL)	IM3	33.5	dBc

1. $T_B = \text{MMIC Base Temperature}$
2. Adjust V_{GG} between -2.6 and -1.2V to achieve specified I_{dq} .

Maximum Ratings³

Parameter	Symbol	Absolute Maximum	Units
Input Power	P_{IN}	15.0	dBm
Drain Supply Voltage	V_{DD}	+12.0	V
Gate Supply Voltage	V_{GG}	-3.0	V
Quiescent Drain Current (No RF)	I_{DQ}	1.42	A
Quiescent DC Power Dissipated (No RF)	P_{DISS}	14.3	W
Junction Temperature	T_J	170	°C
Storage Temperature	T_{STG}	-55 to +150	°C

3. Operation beyond these limits may result in permanent damage to the part.

Recommended Operating Conditions⁴

Characteristic	Symbol	Min	Typ	Max	Unit
Drain Voltage	V_{DD}	6.0	8.0	10.0	V
Gate Voltage	V_{GG}	-2.6	-2.0	-1.2	V
Input Power	P_{IN}		10.0	14.0	dBm
Thermal Resistance	Θ_{JC}		10.3		°C/W
MMIC Base Temperature	T_B			Note 5	°C

4. Operation outside of these ranges may reduce product reliability.

5. MMIC Base Temperature = 170°C — $\Theta_{JC} * V_{DD} * I_{DQ}$




Operating Instructions

This device is static sensitive. Please handle with care. To operate the device, follow these steps.

1. Apply $V_{GG} = -2.7$ V, $V_{DD} = 0$ V.
2. Ramp V_{DD} to desired voltage, typically 8.0 V.
3. Adjust V_{GG} to set I_{DQ} , (approximately @ -2.0 V).
4. Set RF input.
5. Power down sequence in reverse. Turn V_{GG} off last.

Power Derating Curve, Quiescent (No RF)



**Amplifier, Power, 1.6W
12.75–15.35 GHz**

MAAPGM0071-DIE
Rev B
Preliminary Datasheet

All Data is at 30°C MMIC base temperature, CW stimulus, unless otherwise noted.




Figure 1. Output Power and Power Added Efficiency vs. Frequency at $V_p=8V$, $P_{in}=10dBm$, and 25% IDSS




Figure 2. 1dB Compression Point vs. Frequency by Drain Voltage at 25% IDSS




Figure 3. Saturated Output Power vs. Frequency by Drain Voltage at 25% IDSS




Figure 4. Saturated Output Power vs. Frequency by Temperature at 8V and 25% IDSS




Figure 5. Small Signal Gain and Input and Output VSWR vs. Frequency by Drain Voltage at 25% IDSS




Figure 6. Output Power, Small Signal Gain, PAE, and Drain Current vs. Junction Temperature at 8 V, 13 GHz, and 25% I_{DSS}

All Data is at 40°C MMIC base temperature, CW stimulus, unless otherwise noted.




Figure 7. Output Power vs. Input Power and Frequency at 10V and 25% IDSS




Figure 8. Gain vs. Output Power and Frequency at 10V and 25% IDSS




Figure 9. Power Added Efficiency vs. Input Power and Frequency at 10V and 25% IDSS




Figure 10. Drain Current vs. Input Power and Frequency at 10V and 25% IDSS




Figure 11. Output Power vs. Input Power and Frequency at 8V and 25% IDSS




Figure 12. Gain vs. Output Power and Frequency at 8V and 25% IDSS

All Data is at 40°C MMIC base temperature, CW stimulus, unless otherwise noted.




Figure 13. Power Added Efficiency vs. Input Power and Frequency at 8V and 25% IDSS




Figure 14. Drain Current vs. Input Power and Frequency at 8V and 25% IDSS




Figure 15. Third Order Intercept vs. Output Power and Frequency at 6V.




Figure 16. Third Order Intermod vs. Output Power and Frequency at 6V.




Figure 17. Third Order Intercept vs. Output Power and Frequency at 8V.




Figure 18. Third Order Intermod vs. Output Power and Frequency at 8V.

All Data is at 40°C MMIC base temperature, CW stimulus, unless otherwise noted.




Figure 19. Third Order Intercept vs. Output Power and Frequency at 10V.




Figure 20. Third Order Intermod vs. Output Power and Frequency at 10V.




Figure 21. Third Order Intercept vs. Temperature and Frequency at 8V and $P_{out} = 26$ dBm DCL.




Figure 22. Third Order Intermod vs. Temperature and Frequency at 8V and $P_{out} = 26$ dBm DCL.





Figure 23. Fixture used to characterize MAAPGM0071-DIE under CW stimulus.

Mechanical Information

Chip Size: 3.000 x 3.150 x 0.075 mm (118 x 124 x 3 mils)



Chip edge to bond pad dimensions are shown to the center of the bond pad.

Figure 24. Die Layout

Bond Pad Dimensions

Pad	Size (µm)	Size (mils)
RF In and Out	100 x 200	4 x 8
DC Drain Supply Voltage VDD1,2	200 x 100	8 x 4
DC Drain Supply Voltage VDD3	300 x 150	12 x 6
DC Gate Supply Voltage VGG	150 x 150	6 x 6

Assembly and Bonding Diagram




Figure 25. Recommended operational configuration. Wire bond as shown.

Die Handling:

Refer to Application Note AN3016.

Assembly Instructions:

Die Attach: Use AuSn (80/20) 1 mil. preform solder. Limit time @ 310 °C to less than 7 minutes. Refer to Application Note AN3017 for more detailed information.

Wirebonding: Bond @ 160 °C using standard ball or thermal compression wedge bond techniques. For DC pad connections, use either ball or wedge bonds. For best RF performance, use wedge bonds of shortest length, although ball bonds are also acceptable.



Biasing Note: Must apply negative bias to V_{GG} before applying positive bias to V_{DD} to prevent damage to amplifier.