

---

# HB56D236 Series

2,097,152-word × 36-bit High Density Dynamic RAM Module

# HITACHI

ADE-203-210 (Z)

Rev 0

Dec. 20, 1993

---

## Description

The HB56D236 is a  $2\text{M} \times 36\text{-bit}$  dynamic RAM module, mounted 16 pieces of 4 Mbit DRAM (HM514400CS/CLS) sealed in SOJ package and 4 pieces of 2 Mbit DRAM (HM512200BS/BLS) sealed in SOJ package. An outline of the HB56D236 is 72-pin single in-line package

Therefore, the HB56D236 makes high density mounting possible without surface mount technology. The HB56D236 provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ but only on the one side of its module board.

## Features

- 72-pin
  - Lead pitch: 1.27 mm
- Single 5 V ( $\pm 5\%$ ) supply
- High speed
  - Access time: 60 ns/70 ns/80 ns (max)
- Low power dissipation
  - Active mode: 5.73 W/5.20 W/4.68 W (max)
  - Standby mode: 210 mW (max)  
10.5 mW (max) (L-version)
- Fast page mode capability
- 1,024 refresh cycle: 16 ms  
1,024 refresh cycle: 128 ms (L-version)
- 3 variations of refresh
  - $\overline{\text{RAS}}$  only refresh
  - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh
  - Hidden refresh
- TTL compatible

---

## HB56D236 Series


---

### Ordering Information

Type No.	Access Time	Package	Contact Pad
HB56D236BW-6C	60 ns	72-pin SIP socket type	Gold
HB56D236BW-7C	70 ns		
HB56D236BW-8C	80 ns		
HB56D236BW-6CL	60 ns	72-pin SIP socket type	Solder
HB56D236BW-7CL	70 ns		
HB56D236BW-8CL	80 ns		
HB56D236SBW-6C	60 ns	72-pin SIP socket type	Solder
HB56D236SBW-7C	70 ns		
HB56D236SBW-8C	80 ns		
HB56D236SBW-6CL	60 ns	72-pin SIP socket type	Solder
HB56D236SBW-7CL	70 ns		
HB56D236SBW-8CL	80 ns		

---

**Pin Arrangement**



Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V <sub>ss</sub>	19	NC	37	DQ17	55	DQ12
2	DQ0	20	DQ4	38	DQ35	56	DQ30
3	DQ18	21	DQ22	39	V <sub>ss</sub>	57	DQ13
4	DQ1	22	DQ5	40	$\overline{\text{CAS0}}$	58	DQ31
5	DQ19	23	DQ23	41	$\overline{\text{CAS2}}$	59	V <sub>cc</sub>
6	DQ2	24	DQ6	42	$\overline{\text{CAS3}}$	60	DQ32
7	DQ20	25	DQ24	43	$\overline{\text{CAS1}}$	61	DQ14
8	DQ3	26	DQ7	44	$\overline{\text{RAS0}}$	62	DQ33
9	DQ21	27	DQ25	45	$\overline{\text{RAS1}}$	63	DQ15
10	V <sub>cc</sub>	28	A7	46	NC	64	DQ34
11	NC	29	NC	47	$\overline{\text{WE}}$	65	DQ16
12	A0	30	V <sub>cc</sub>	48	NC	66	NC
13	A1	31	A8	49	DQ9	67	PD1
14	A2	32	A9	50	DQ27	68	PD2
15	A3	33	$\overline{\text{RAS3}}$	51	DQ10	69	PD3
16	A4	34	$\overline{\text{RAS2}}$	52	DQ28	70	PD4
17	A5	35	DQ26	53	DQ11	71	NC
18	A6	36	DQ8	54	DQ29	72	V <sub>ss</sub>

---

## HB56D236 Series

---


### Pin Description

Pin Name	Function
A0 to A9	Address input
A0 to A9	Refresh address input
DQ0 to DQ35	Data-in/data-out
$\overline{\text{CAS0}}$ to $\overline{\text{CAS3}}$	Column address strobe
$\overline{\text{RAS0}}$ to $\overline{\text{RAS3}}$	Row address strobe
$\overline{\text{WE}}$	Read/write enable
$V_{\text{CC}}$	Power supply (+5 V)
$V_{\text{SS}}$	Ground
PD1 to PD4	Presence detect pin
NC	No connection

### Presence Detect Pinout

Pin No.	Pin Name	HB56D236		
		60 ns	70 ns	80 ns
67	PD1	NC	NC	NC
68	PD2	NC	NC	NC
69	PD3	NC	$V_{\text{SS}}$	NC
70	PD4	NC	NC	$V_{\text{SS}}$

Block Diagram



---

## HB56D236 Series

---

### Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to $V_{SS}$	(Input) $V_{in}$	-1.0 to +7.0	V
	(Output) $V_{out}$	-1.0 to +7.0	V
Supply voltage relative to $V_{SS}$	$V_{CC}$	-1.0 to +7.0	V
Short circuit output current	$I_{out}$	50	mA
Power dissipation	$P_T$	10	W
Operating temperature	$T_{opr}$	0 to +70	°C
Storage temperature	$T_{stg}$	-55 to +125	°C

### Recommended DC Operating Conditions ( $T_a = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	$V_{SS}$	0	0	0	V	
	$V_{CC}$	4.75	5.0	5.25	V	1
Input high voltage	$V_{IH}$	2.4	—	5.5	V	1
Input low voltage	$V_{IL}$	-1.0	—	0.8	V	1

Note: 1. All voltage referred to  $V_{SS}$

## HB56D236 Series

DC Electrical Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 5%, V<sub>SS</sub> = 0 V)

Parameter	Symbol	HB56D236						Unit	Test Conditions	Notes
		60 ns		70 ns		80 ns				
		Min	Max	Min	Max	Min	Max			
Operating current	I <sub>CC1</sub>	—	1090	—	990	—	890	mA	$\overline{\text{RAS}}, \overline{\text{CAS}}$ cycling, t <sub>RC</sub> = min	1, 2
Standby current	I <sub>CC2</sub>	—	40	—	40	—	40	mA	TTL interface $\overline{\text{RAS}}, \overline{\text{CAS}} = V_{\text{IH}}$ Dout = High-Z	
		—	20	—	20	—	20	mA	CMOS interface $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ Dout = High-Z	
Standby current (L-version)	I <sub>CC2</sub>	—	2.0	—	2.0	—	2.0	mA	CMOS interface $\overline{\text{RAS}}, \overline{\text{CAS}} = V_{\text{IH}}$ WE, Add., Din = V <sub>IH</sub> or V <sub>IL</sub> Dout = High-Z	4
$\overline{\text{RAS}}$ -only refresh current	I <sub>CC3</sub>	—	1090	—	990	—	890	mA	t <sub>RC</sub> = min	2
Standby current	I <sub>CC5</sub>	—	100	—	100	—	100	mA	$\overline{\text{RAS}} = V_{\text{IH}}, \overline{\text{CAS}} = V_{\text{IL}}$ Dout = enable	1
$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh current	I <sub>CC6</sub>	—	1090	—	990	—	890	mA	t <sub>RC</sub> = min	
First page mode current	I <sub>CC7</sub>	—	1050	—	950	—	850	mA	t <sub>PC</sub> = min	1, 3
Battery backup operating current (Standby with CBR refresh) (L-version)	I <sub>CC10</sub>	—	4.0	—	4.0	—	4.0	mA	t <sub>RC</sub> = 125 μs t <sub>RAS</sub> ≤ 1 μs WE = V <sub>IH</sub> , $\overline{\text{CAS}} = V_{\text{IL}}$ , Add., Din = V <sub>IH</sub> or V <sub>IL</sub> Dout = High-Z	4
Input leakage current	I <sub>LI</sub>	-10	10	-10	10	-10	10	μA	0 V ≤ Vin ≤ 7 V	
Output leakage current	I <sub>LO</sub>	-10	10	-10	10	-10	10	μA	0 V ≤ Vout ≤ 7 V Dout = disable	
Output high voltage	V <sub>OH</sub>	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	V	High Iout = -5 mA	
Output low voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	V	Low Iout = 4.2 mA	

- Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected I<sub>CC</sub> max is specified at the output open condition.  
 2. Address can be changed once or less while  $\overline{\text{RAS}} = V_{\text{IL}}$ .  
 3. Address can be changed once or less while  $\overline{\text{CAS}} = V_{\text{IH}}$ .  
 4.  $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq 6.5 \text{ V}$  and  $0 \leq V_{\text{IL}} \leq 0.2 \text{ V}$ .

## HB56D236 Series

Capacitance ( $T_a = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 5\%$ )

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	$C_{i1}$	—	130	pF	1
Input capacitance ( $\overline{\text{WE}}$ )	$C_{i2}$	—	165	pF	1
Input capacitance ( $\overline{\text{RAS}}$ )	$C_{i3}$	—	50	pF	1
Input capacitance ( $\overline{\text{CAS}}$ )	$C_{i3}$	—	57	pF	1
I/O capacitance (DQ)	$C_{i/O}$	—	24	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.  
2.  $\overline{\text{CAS}} = V_{ih}$  to disable Dout.

AC Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 5\%$ ,  $V_{SS} = 0\text{ V}$ )<sup>\*1, \*14, \*15, \*16</sup>

Read, Write and Refresh Cycle (Common parameters)

Parameter	Symbol	HB56D236						Unit	Notes
		60 ns		70 ns		80 ns			
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	110	—	130	—	150	—	ns	
$\overline{\text{RAS}}$ precharge time	$t_{RP}$	40	—	50	—	60	—	ns	
$\overline{\text{RAS}}$ pulse width	$t_{RAS}$	60	10000	70	10000	80	10000	ns	
$\overline{\text{CAS}}$ pulse width	$t_{CAS}$	15	10000	20	10000	20	10000	ns	
Row address setup time	$t_{ASR}$	0	—	0	—	0	—	ns	
Row address hold time	$t_{RAH}$	10	—	10	—	10	—	ns	
Column address setup time	$t_{ASC}$	0	—	0	—	0	—	ns	
Column address hold time	$t_{CAH}$	15	—	15	—	15	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	20	45	20	50	20	60	ns	8
$\overline{\text{RAS}}$ to column address delay time	$t_{RAD}$	15	30	15	35	15	40	ns	9
$\overline{\text{RAS}}$ hold time	$t_{RSH}$	15	—	20	—	20	—	ns	
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	60	—	70	—	80	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	$t_{CRP}$	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ setup time from Din	$t_{DZC}$	0	—	0	—	0	—	ns	
Transition time (rise and fall)	$t_T$	3	50	3	50	3	50	ns	7
Refresh period	$t_{REF}$	—	16	—	16	—	16	ms	19
Refresh period (L-version)	$t_{REF}$	—	128	—	128	—	128	ms	19



**Read Cycle**

Parameter	Symbol	HB56D236						Unit	Notes
		60 ns		70 ns		80 ns			
		Min	Max	Min	Max	Min	Max		
Access time from $\overline{\text{RAS}}$	$t_{\text{RAC}}$	—	60	—	70	—	80	ns	2, 3, 17
Access time from $\overline{\text{CAS}}$	$t_{\text{CAC}}$	—	15	—	20	—	20	ns	3, 4, 13, 17
Access time from address	$t_{\text{AA}}$	—	30	—	35	—	40	ns	3, 5, 13, 17
Read command setup time	$t_{\text{RCS}}$	0	—	0	—	0	—	ns	
Read command hold time to $\overline{\text{CAS}}$	$t_{\text{RCH}}$	0	—	0	—	0	—	ns	18
Read command hold time to $\overline{\text{RAS}}$	$t_{\text{RRH}}$	0	—	0	—	0	—	ns	18
Column address to $\overline{\text{RAS}}$ lead time	$t_{\text{RAL}}$	30	—	35	—	40	—	ns	
Output buffer turn-off time	$t_{\text{OFF1}}$	0	15	0	20	0	20	ns	6
$\overline{\text{CAS}}$ to Din delay time	$t_{\text{CDD}}$	15	—	20	—	20	—	ns	

**Write Cycle**

Parameter	Symbol	HB56D236						Unit	Notes
		60 ns		70 ns		80 ns			
		Min	Max	Min	Max	Min	Max		
Write command setup time	$t_{\text{WCS}}$	0	—	0	—	0	—	ns	10
Write command hold time	$t_{\text{WCH}}$	15	—	15	—	15	—	ns	
Write command pulse width	$t_{\text{WP}}$	10	—	10	—	10	—	ns	
Data-in setup time	$t_{\text{DS}}$	0	—	0	—	0	—	ns	11
Data-in hold time	$t_{\text{DH}}$	15	—	15	—	15	—	ns	11

## HB56D236 Series

### Refresh Cycle

Parameter	Symbol	HB56D236						Unit	Notes
		60 ns		70 ns		80 ns			
		Min	Max	Min	Max	Min	Max		
CAS setup time (CAS-before-RAS refresh cycle)	$t_{CSR}$	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ hold time (CAS-before-RAS refresh cycle)	$t_{CHR}$	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time	$t_{RPC}$	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ precharge time in normal mode	$t_{CPN}$	10	—	10	—	10	—	ns	

### Fast Page Mode Cycle

Parameter	Symbol	HB56D236						Unit	Notes
		60 ns		70 ns		80 ns			
		Min	Max	Min	Max	Min	Max		
Fast page mode cycle time	$t_{PC}$	40	—	45	—	50	—	ns	
Fast page mode $\overline{\text{CAS}}$ precharge time	$t_{CP}$	10	—	10	—	10	—	ns	
Fast page mode $\overline{\text{RAS}}$ pulse width	$t_{RASC}$	—	100000	—	100000	—	100000	ns	12
Access time from $\overline{\text{CAS}}$ precharge	$t_{ACP}$	—	35	—	40	—	45	ns	3, 13, 17
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	$t_{RHCP}$	35	—	40	—	45	—	ns	

### Test Mode Cycle

Parameter	Symbol	HB56D236						Unit	Notes
		60 ns		70 ns		80 ns			
		Min	Max	Min	Max	Min	Max		
Test mode $\overline{\text{WE}}$ setup time	$t_{WS}$	0	—	0	—	0	—	ns	
Test mode $\overline{\text{WE}}$ hold time	$t_{WH}$	10	—	10	—	10	—	ns	

**Counter Test Cycle**


Parameter	Symbol	HB56D236						Unit	Notes
		60 ns		70 ns		80 ns			
		Min	Max	Min	Max	Min	Max		
CAS precharge time in counter test cycle	$t_{CPT}$	40	—	40	—	40	—	ns	

- Notes:
1. AC measurements assume  $t_T = 5$  ns.
  2. Assumes that  $t_{RCD} \leq t_{RCD}(\text{max})$  and  $t_{RAD} \leq t_{RAD}(\text{max})$ . If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  exceeds the value shown.
  3. Measured with a load circuit equivalent to 2TTL loads and 100 pF.
  4. Assumes that  $t_{RCD} \geq t_{RCD}(\text{max})$ ,  $t_{RAD} \leq t_{RAD}(\text{max})$ .
  5. Assumes that  $t_{RCD} \leq t_{RCD}(\text{max})$ ,  $t_{RAD} \geq t_{RAD}(\text{max})$ .
  6.  $t_{OFF}(\text{max})$  is defined as the time at which the output achieves the open circuit condition and is not referred to output voltage levels.
  7.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
  8. Operation with the  $t_{RCD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met,  $t_{RCD}(\text{max})$  is specified as a reference point only, if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
  9. Operating with the  $t_{RAD}(\text{max})$  limit insures that  $t_{RAC}(\text{max})$  can be met,  $t_{RAD}(\text{max})$  is specified as a reference point only, if  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max})$  limit, then access time is controlled exclusively by  $t_{AA}$ .
  10.  $t_{WCS}$  is not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if  $t_{WCS} \geq t_{WCS}(\text{min})$ , the cycle is on early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  11. These parameters are referred to  $\overline{\text{CAS}}$  leading edge in an early write cycle.
  12.  $t_{RASC}$  defines  $\overline{\text{RAS}}$  pulse width in fast page mode cycles.
  13. Access time is determined by the longer of  $t_{AA}$  or  $t_{CAC}$  or  $t_{ACP}$ .
  14. An initial pause of 100  $\mu\text{s}$  is required after power up followed by a minimum of eight initialization cycles (RAS-only refresh cycles or CAS-before- $\overline{\text{RAS}}$  refresh cycles). If the internal refresh counter is used, a minimum of eight  $\overline{\text{CAS}}$ -before-RAS refresh cycle is required.
  15.  $\overline{\text{CAS0}}$  and  $\overline{\text{CAS1}}$  or  $\overline{\text{CAS1}}$  and  $\overline{\text{CAS2}}$  cannot be staggered within the same write/read cycles.
  16. Test mode operation specified in this data sheet is 2-bit test function controlled by control address bits ... CA0. This test mode operation can be performed by  $\overline{\text{WE}}$ -and-CAS-before- $\overline{\text{RAS}}$  (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of two test bits accord, each other, the condition of the output data is high level. When the state of the test bits do not accord, the condition of the output data is low level. In order to end this test mode operation, perform a RAS-only refresh cycle or a  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle.
  17. In a test mode read cycle the value of  $t_{RAC}$ ,  $t_{AA}$ ,  $t_{CAC}$ ,  $t_{OAC}$  and  $t_{ACP}$  is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycle by adding the above value to the specified value in this data sheet.
  18. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied.
  19.  $t_{REF}$  is determined by 1,024 refresh cycles.


## HB56D236 Series

### Notes on $\overline{2CAS}$ control

- (1) In one memory cycle, activate both of  $\overline{2CAS}$ s ( $\overline{CAS0}$  and  $\overline{CAS1}$ , or  $\overline{CAS2}$  and  $\overline{CAS3}$ ) or only one of them or neither of them.
- (2) To activate both of  $\overline{2CAS}$ s in an early write cycle or a page mode early write cycle, please keep  $t_{SKW}$  (skew between  $\overline{CAS0}$  and  $\overline{CAS1}$ , or  $\overline{CAS2}$  and  $\overline{CAS3}$ ) 5 ns or less.



- (3) If the different  $\overline{CAS}$ s are activated in the consecutive page cycles,  $t_{UL}$ , the period that both  $\overline{CAS}$ s are high, should be keep  $t_{CP\ spec}$  ( $t_{CP\ min} \leq t_{UL}$ ).



### Timing Waveforms

- Refer to the HM514400C Series data sheet.
- The HB56D236BW/SBW writes data only in early write cycle ( $t_{wCS} \geq t_{wCS\ (min)}$ ). Delayed write cycle is not available ( $\overline{OE}$  pin is fixed to  $V_{SS}$ ).

# HB56D236 Series

## Physical Outline

Unit: mm/inch

