

High density UV erasable programmable logic device

PLV5000/L

DESCRIPTION

The PLV5000/L is an easy to use, high density programmable logic device. Its simple, regular architecture translates into increased utilization and high performance.

The PLV5000/L has one programmable combinatorial logic array. This guarantees easy interconnection of and uniform performance from all nodes. "Sum terms", which are easy to use groupings of AND-OR gates, provide combinatorial logic blocks. Sum terms can be wire-OR'd together to integrate larger logic blocks. To expand the levels of logic, buried sum terms feed back into the logic array. The 52 I/O pins can each be driven by a register or a sum term. Each I/O pin has an individually enabled input latch.

All 128 registers are configurable as D or T types without using extra logic gates. Individual sum terms, asynchronous presets, resets and clocks give each flip-flop added flexibility. A direct "clock from pin" option guarantees synchronization and fast clock to output performance.

Standard off-the-shelf third party software tools and programmers support the PLV5000/L. This minimizes start-up investment and improves product support.

APPLICATIONS

- High speed microprocessor interface
- Peripheral control
- Bus interface
- Instrumentation control
- Industrial process control
- Telecom interface

FEATURES


- Advanced programmable logic device—high gate utilization
- Flexible interconnect architecture—universal routing
- Flexible logic cells—128 flip-flops and 52 latches
- Multiple flip-flop types—synchronous or asynchronous registers
- High speed—50MHz operation
- Complete third party software support
 - No placement, routing or layout software required
- Proven and reliable high speed CMOS EPROM process
 - 2000V ESD protection
 - 200mA latchup immunity
- Reprogrammable—tested 100% for programmability

PIN DESCRIPTIONS

PIN NAME	FUNCTION
IN	Logic and clock inputs
Pins 2, 32, 36, 66	Input/Register Clocks 1–4
Pins 1, 34, 35, 68	Input/Latch Clocks 1–4
I/O	Bi-directional buffers
V _{CC}	+5V Supply
GND	Ground

PIN CONFIGURATION

A and KA Packages



Pin	Function	Pin	Function	Pin	Function
1	IN	24	I/O	47	I/O
2	IN	25	I/O	48	I/O
3	VCC	26	I/O	49	I/O
4	I/O	27	I/O	50	GND
5	I/O	28	I/O	51	I/O
6	I/O	29	I/O	52	I/O
7	I/O	30	I/O	53	I/O
8	I/O	31	I/O	54	VCC
9	I/O	32	IN	55	I/O
10	I/O	33	GND	56	I/O
11	I/O	34	IN	57	I/O
12	I/O	35	IN	58	I/O
13	I/O	36	IN	59	I/O
14	I/O	37	VCC	60	I/O
15	I/O	38	I/O	61	I/O
16	GND	39	I/O	62	I/O
17	I/O	40	I/O	63	I/O
18	I/O	41	I/O	64	I/O
19	I/O	42	I/O	65	I/O
20	VCC	43	I/O	66	IN
21	I/O	44	I/O	67	GND
22	I/O	45	I/O	68	IN
23	I/O	46	I/O		


ORDERING INFORMATION

DESCRIPTION	ORDER CODE
68-Pin Cerquad J-Bend Package with Quartz Window ($t_{PD} = 25ns$)	PLV5000-25KA
68-Pin Plastic Leaded Chip Carrier ($t_{PD} = 25ns$)	PLV5000-25A
68-Pin Cerquad J-Bend Package with Quartz Window ($t_{PD} = 30ns$)	PLV5000-30KA, PLV5000L30KA
68-Pin Plastic Leaded Chip Carrier ($t_{PD} = 30ns$)	PLV5000-30A, PLV5000L-30A
68-Pin Cerquad J-Bend Package with Quartz Window ($t_{PD} = 35ns$)	PLV5000L35KA
68-Pin Plastic Leaded Chip Carrier ($t_{PD} = 35ns$)	PLV5000L-35A

High density UV erasable programmable logic device

PLV5000/L

FUNCTIONAL BLOCK DIAGRAM



PLV5000 BLOCK DIAGRAM




Figure 1.

FUNCTIONAL LOGIC DIAGRAM DESCRIPTION

There are 52 identical Input/Output logic cells and 24 identical buried logic cells in the PLV5000. Each I/O cell has 2 flip-flops, up to 3 sum terms, individual clock, reset, and preset terms per flip-flop, and one output enable term. Independent of output configuration, all flip-flops are always usable, and have at least 4 product terms inputs each.

Each I/O pin (52 total) signal or its latched version drives the logic array. There is one latch clock per quadrant.

The PLV5000 has 4 identical quadrants (see Figure 1). The Universal Bus routes true and false signals from each of the 52 I/O pins to all four quadrants. regional buses route each quadrant's flip-flop Q and \bar{Q} locally. The 8 input-only pins are available in all 4 regional buses.

Each logic cell has a number of "regional" and "universal" product terms (see Figure 2). The I/O logic cells contain 3 sum terms, 2 flip-flops, and an I/O buffer.

The buried logic cells each contain 1 flip-flop. In addition, in each buried logic cell the sum term can drive the regional bus. This allows for logic expansion.

Serial register preload and observability simplify testing. All registers automatically clear at power up.

High density UV erasable programmable logic device

PLV5000/L

QUADRANT FUNCTIONAL LOGIC DIAGRAM PLV5000




Figure 2.

QUADRANT LOGIC DIAGRAM AND DESCRIPTION

The PLV5000 has: 4 identical quadrants, 52 identical input/output logic cells, and 24 identical buried logic cells. The universal bus routes true and false signals from each of the 52 I/O pins to all four quadrants. Regional buses route each quadrant's flip-flop Q and \bar{Q} locally. The 8 input-only pins are available in every regional bus.

Each logic cell has a number of "regional" and "universal" product terms (see Figure 3).

Regional product terms have as inputs all quadrant flip-flop outputs (or buried flip-flop inputs) and the 8 dedicated input pins. Universal product terms have the same inputs plus the 52 I/O pins and their complements.

The buried logic cells (Figure 4) each contain 1 flip-flop. The sum term has 1 universal product term and 4 regional product terms for a total of 5. The flip-flop has universal Asynchronous Preset, Reset, and Clock terms. In addition, in each buried logic cell the sum term can be fed back into the regional bus instead of the flip-flop. This allows for logic expansion.

The I/O logic cells (Figure 5, Figure 6, and Figure 7) contain 3 sum terms, 2 flip-flops, and an I/O buffer. Sum term B has 5 product terms – 2 universal and 3 regional. Flip-flop Q1 has global Asynchronous Preset, Reset, and Clock product terms. Flip-flop Q2 has universal Asynchronous Reset and Clock

terms and a regional Asynchronous Preset term. There is 1 universal product term for the I/O pin Output Enable.

QUADRANT CLOCK PIN ASSIGNMENTS

QUADRANT NUMBER	REGISTER CLOCK PIN	LATCH CLOCK PIN
1	2	1
2	32	34
3	36	35
4	66	68

High density UV erasable programmable logic device

PLV5000/L




Figure 3. Quadrant Structure

August 1991



High density UV erasable programmable logic device

PLV5000/L

LOGIC CELL OPTIONS

The PLV5000 logic cells contain most of the chip's logic options. The standard logic cell contains 2 flip-flops, 3 sum terms and 3 array inputs. the 3 sum terms can be combined to provide sum term options of 4, 5, 9, or 13 product terms. A combinatorial signal or the output of Q1 can be sent to the I/O cell.

The PLV5000 retains the PLV2500's ability to bury both registers in the I/O cell and still output a combinatorial signal (see Figure 6). A new feature, unique to the PLV5000, is the ability to output Q1 and feedback the combinatorial term directly (see Figure 5). this high speed logic expansion term increases the device's flexibility and gate utilization.

BURIED LOGIC CELLS

Each quadrant has six buried logic cells (see Figure 4). Each cell contains one sum term with 5 product terms, a flip-flop, and individual preset, clear and clock terms. A configuration bit selects either the Q output or the D input for feedback into the regional bus.




Figure 4. Buried Logic Cells




Figure 5. Logic Cell with Buried Sum Term and Register to I/O Cell







Figure 6. Logic Cell, 2 Buried Registers, Combinatorial to I/O Cell

High density UV erasable programmable logic device

PLV5000/L



I/O PIN LATCHES

Each I/O pin of the PLV5000 has an input latch which can be individually enabled or disabled (see Figure 9). Each chip quadrant has a unique latch clock. When the latch is inactive, pin input flows directly into the array. When activated, the latch is flow-through when the clock signal is LOW, and data is captured on the clock's rising edge.

FLIP-FLOP TYPES

Each flip-flop in the PLV5000 may be configured as either a T or D type flip-flop. A T type flip-flop can also easily be configured into a JK or SR flip-flop.

FLIP-FLOP CLOCK OPTIONS

Each register may be connected to its regional clock to provide fast clock to output timing (see Figure 8). In this "synchronous" mode, the clock is one of four input pins, a unique clock pin for each chip quadrant. One product term defines each flip-flop's clock in the "asynchronous" mode.

In the "synchronous" mode, the regional clock is ANDed with the product term. This provides the fast timing of a synchronous clock with the local control of the product term.

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	RATINGS	UNIT
V_{IN}	Voltage on any pin with respect to ground ²	-2.0 to +7.0	V_{DC}
V_{IP}	Voltage on input pins with respect to ground during programming ²	-2.0 to +14.0	V_{DC}
V_{PP}	Programming voltage with respect to ground ²	-2.0 to +14.0	V
—	Integrated UV erase dose	7258	Wsec/cm ²
T_{bias}	Temperature under bias	-55 to +125	°C
T_{stg}	Storage temperature	-65 to +150	°C

NOTES:

- Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- Minimum voltage is $-0.6V_{DC}$ which may undershoot to $-2.0V$ for pulses of less than 20ns. Maximum output pin voltage is $V_{CC} + 0.75V_{DC}$ which may overshoot to $+7.0V$ for pulses of less than 20ns.

August 1991

6

High density UV erasable programmable logic device

PLV5000/L

DC ELECTRICAL CHARACTERISTICS

 $0^{\circ}\text{C} \leq T_{\text{amb}} \leq 70^{\circ}\text{C}$, $4.5\text{V} \leq V_{\text{CC}} \leq 5.5\text{V}$

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
I_{LI}	Input load current	$V_{\text{IN}} = -0.1\text{V to } V_{\text{CC}} + 1\text{V}$			10	μA
I_{LO}	Output leakage current	$V_{\text{OUT}} = -0.1\text{V to } V_{\text{CC}} + 0.1\text{V}$			10	μA
I_{CC}	Power supply current, PLV5000	$V_{\text{CC}} = \text{MAX}$, $V_{\text{IN}} = \text{GND or } V_{\text{CC}}$, Outputs Open		200	350	mA
	Power supply current, PLV5000L	$V_{\text{CC}} = \text{MAX}$, $V_{\text{IN}} = \text{GND or } V_{\text{CC}}$, Outputs Open		20	40	mA
I_{CC2}	Clocked power supply current (PLV5000L only)	$f = 1\text{MHz}$, $V_{\text{CC}} = \text{MAX}$, Outputs Open		30	50	mA
I_{OS}	Output short circuit current ¹	$V_{\text{OUT}} = 0.5\text{V}$			-90	mA
V_{IL}	Input Low voltage		-0.6		0.8	V
V_{IH}	Input High voltage		2.0		$V_{\text{CC}} + 0.75$	V
V_{OL}	Output Low voltage	$V_{\text{IN}} = V_{\text{IH}}$ or V_{IL} , $I_{\text{OL}} = 8\text{mA}$			0.5	V
V_{OH}	Output High voltage	$I_{\text{OH}} = -100\mu\text{A}$	$V_{\text{CC}} - 0.3$			V
		$I_{\text{OH}} = -4.0\text{mA}$	2.4			V
C_{IN}	Input capacitance ²	$V_{\text{IN}} = 0\text{V}$ $f = 1\text{MHz}$, $T_{\text{amb}} = 25^{\circ}\text{C}$		6	8	pF
C_{OUT}	Output capacitance ²	$V_{\text{OUT}} = 0\text{V}$ $f = 1\text{MHz}$, $T_{\text{amb}} = 25^{\circ}\text{C}$		8	12	pF

NOTES:

1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 seconds.
2. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

High density UV erasable programmable logic device

PLV5000/L

REGISTER AC ELECTRICAL CHARACTERISTICS, INPUT PIN CLOCK

SYMBOL	PARAMETER	LIMITS						UNIT
		PLV5000-25		PLV5000/L-30		PLV5000L-35		
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{COS}	Clock to output		15		20		25	ns
t _{CFS}	Clock to feedback	0	5	0	7	0	8	ns
t _{SIS}	Input setup time ¹	16		17		20		ns
t _{SFS}	Feedback setup time ¹	15		18		22		ns
t _{HS}	Hold time	0		0		0		ns
t _{WS}	Clock width	10		12		15		ns
t _{PS}	Clock period	20		25		30		ns
f _{MAXS}	Maximum frequency (1/t _{PS})		50		40		33	MHz
t _{ARS}	Asynchronous Reset/Preset recovery time	20		25		30		ns

NOTES:

1. Add 3ns for Universal product terms.

REGISTER AC ELECTRICAL CHARACTERISTICS, PRODUCT TERM CLOCK

SYMBOL	PARAMETER	LIMITS						UNIT
		PLV5000-25		PLV5000/L-30		PLV5000L-35		
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{COA}	Clock to output		25		30		35	ns
t _{CFA}	Clock to feedback	7	20	10	25	12	27	ns
t _{SIA}	Input setup time ¹	10		12		15		ns
t _{SFA}	Feedback setup time ¹	5		8		13		ns
t _{HA}	Hold time	8		10		12		ns
t _{WA}	Clock width	12		15		15		ns
t _{PA}	Clock period	25		33		40		ns
f _{MAXA}	Maximum frequency (1/t _{PA})		40		30		25	MHz
t _{ARA}	Asynchronous Reset/Preset recovery time	15		20		25		ns

NOTES:

1. Add 3ns for Universal product terms.

High density UV erasable programmable logic device

PLV5000/L

AC ELECTRICAL CHARACTERISTICS


 $0^{\circ}\text{C} \leq T_{\text{amb}} \leq 70^{\circ}\text{C}$, $4.5\text{V} \leq V_{\text{CC}} \leq 5.5\text{V}$

SYMBOL	PARAMETER	LIMITS						UNIT
		PLV5000-25		PLV5000/L-30		PLV5000L-35		
		MIN	MAX	MIN	MAX	MIN	MAX	
tPD1	Input to non-registered output ¹		25		30		35	ns
tPD2	Feedback to non-registered output ¹		20		25		30	ns
tPD3	Input to non-registered feedback ¹		20		25		30	ns
tPD4	Feedback to non-registered feedback ¹		15		18		22	ns
tEA1	Input to Output Enable		30		35		40	ns
tER1	Input to Output Disable		30		35		40	ns
tEA2	Feedback to Output Enable		25		30		35	ns
tER2	Feedback to Output Disable		25		30		35	ns
tS	Input latch setup time	5		6		7		ns
tH	Input latch hold time	5		5		5		ns
tW	Clock width	10		12		12		ns
tP	Clock period	20		25		30		ns
fMAX	Maximum frequency (1/tP)		50		40		33	MHz
tAW	Asynchronous Reset/Preset width	15		20		20		ns
tAP	Asynchronous Reset/Preset to Registered Output		30		35		40	ns
tAPF	Asynchronous Reset/Preset to Registered Feedback		25		30		35	ns


NOTES:

1. Add 3ns for Universal product terms.

INPUT TEST WAVEFORMS AND MEASUREMENT LEVELS




OUTPUT TEST LOAD



High density UV erasable programmable logic device

PLV5000/L

TIMING DIAGRAMS



High density UV erasable programmable logic device

PLV5000/L


PRELOAD AND OBSERVABILITY OF REGISTERS

The PLV5000's registers include circuitry to load and unload them serially. This feature simplifies testing. Any state can be forced into the registers to control test sequencing, and all registers may be observed, independent of being buried. A V_{IH} level on the Data In pin will force the appropriate register HIGH; a V_{IL} will force it LOW, independent of the polarity or other configuration bit settings.

The Preload/Observe state is entered by placing an 11V to 14V signal on Pin 68. when the clock (Pin 1) is pulsed high, data (Pin 2) is clocked serially through all registers in the device, as in the following table. All register contents are also clocked out of the device on Pin 65 in FIFO fashion. If observability only is required, data out should be connected back to data in. If preload only is required, \overline{OE} (Pin 66) can be held HIGH and data out (Pin 65) will remain high impedance.

Any user contemplating the use of register preload/observability is encouraged to contact Signetics PLD applications group.

NOTE: All register clock terms or pins must be LOW prior to entering the Preload/Observe state, and LOW prior to leaving the Preload/Observe state. Pin 1 must be LOW prior to entering the Preload/Observe state.



PRELOAD / OBSERVE REGISTER SCAN ORDER

QUADRANT	PIN
Quadrant 1	Pin 4 5 6 ... 15 17 D _{IN} → Q2 → Q1 → B23 → Q2 → Q1 → Q2 → Q1 ... B18 → Q2 → Q1 → Q2 → Q1 → (Quadrant 2)
Quadrant 2 (Quadrant 1)→	Pin 18 19 21 22 ... 31 Q2 → Q1 → Q2 → Q1 → B17 → Q2 → Q1 → Q2 → Q1 ... B12 → Q2 → Q1 → (Quadrant 3)
Quadrant 3 (Quadrant 2)→	Pin 38 39 40 ... 49 51 Q2 → Q1 → B11 → Q2 → Q1 → Q2 → Q1 ... B6 → Q2 → Q1 → Q2 → Q1 → (Quadrant 4)
Quadrant 4 (Quadrant 3)→	Pin 52 53 55 56 ... 65 Q2 → Q1 → Q2 → Q1 → B5 → Q2 → Q1 → Q2 → Q1 ... B0 → Q2 → Q1 → D _{OUT}

High density UV erasable
programmable logic device


PLV5000/L

POWER-UP RESET

The registers in the PLV5000 are designed to reset during power up. At a point delayed slightly from V_{CC} crossing 3.8V, all registers will be reset to the LOW state. The output state will depend on the polarity of the output buffer.

This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the uncertainty of how V_{CC} actually rises in the system, the following conditions are required:

- 1. The V_{CC} rise must be monotonic,
- 2. After reset occurs, all input and feedback setup times must be met before driving the clock term HIGH, and
- 3. The signals from which the clock is derived must remain stable during t_{PR}.



PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
t _{PR}	Power-Up Reset time		600	1000	ns

High density UV erasable programmable logic device

PLV5000/L

USING THE PLV5000

The PLV5000's simple, regular architecture means that only simple logic compilers are required to configure the device. No layout or route and place are required. These software tools are readily available from companies such as Data I/O Corporation (ABEL™), Logical Devices (CUPL™), and ISDATA (LOGiC™).


The first step in designing a device as complex as the PLV5000 is to partition your design into manageable blocks. These blocks are then allocated proportionally to each of the four quadrants of the PLV5000. Random gates can be described either with Boolean equations (a behavioral description) or with a schematic editor. Truth table logic and state machines are best described behaviorally and entered with a text editor. The design is then combined into one ASCII file, which is then submitted to the logic compiler. Compilation, logic reduction, simulation, JEDEC file creation and documentation are then completed by all of the popular compilers.

Assignment of signals to pins or buried nodes as well as selecting the various options of the PLV5000 (such as register clocks and input latches) can be done manually in the design data base file, or an automatic fitter may be used.

A logic fitter assigns pins and nodes to make best use of the features in the PLV5000, and frees the designer from being required to learn all of the features of a complex device such as the PLV5000. For further information on fitters for the PLV5000, contact Signetics' PLD applications department.

After correcting any syntax and logic errors discovered by the compiler, the JEDEC file is ready to download to an EPLD programmer. These are available from a number of manufacturers. Programmed devices are usually first tested in the programmer with your supplied test vectors. The next step is to check out your "custom chip" in the target system. When this hardware debug step is complete, your system is ready to go—all in a matter of hours.

DESIGN FLOW DIAGRAM



ABEL™ is a trademark of Data I/O Corporation.

CUPL™ is a trademark of Logical Devices.

LOGiC™ is a trademark of ISDATA.


August 1991

13

High density UV erasable programmable logic device

PLV5000/L

OPERATING MODES

MODE	(68-Lead PLCC or Cerquad J-Bend Packages) PIN #								
	1	2	36	34	68	66	V _{CC} (3, 20, 37, 54)	I/Os	I/O Pin 65
"EPLD"	X ¹	X	X	X	X	X	5V	I/O	I/O
Program	V _{PP}	V _{IL}	V _{IL}	V _{IH}	V _{IH}	X	6V	ADD/D _{IN}	ADD
PGM Verify	V _{PP}	V _{IH}	V _{IH}	V _{IL}	V _{IL}	X	6V	ADD/D _{OUT}	ADD
PGM Inhibit	V _{PP}	V _{IH}	V _{IH}	V _{IH}	V _{IH}	X	6V	Hi-Z	Hi-Z
Preload/Observe		D _{IN}	X	X	V _H ²	OE	5V	Hi-Z	D _{OUT}

NOTES:

1. X can be V_{IL} or V_{IH}.
2. V_H = 11.0V to 14.0V.

SECURITY FUSE USAGE

A single fuse is provided to prevent unauthorized copying of the PLV5000 fuse patterns. Once programmed, the outputs appear programmed during verify. The security fuse should be programmed last (after verifying all other programmed bits), as its effect is immediate.

The security fuse also inhibits Preload and Observability.

ERASURE CHARACTERISTICS

The entire memory array of a PLV5000 is erased after exposure to ultraviolet light at a wavelength of 2537Å. Complete erasure is assured after a minimum of 20 minutes exposure using 12,000 μW/cm² intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15W·sec/cm². To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable PLD which will be subjected to continuous fluorescent indoor lighting or sunlight.

August 1991



High density UV erasable
programmable logic device

PLV5000/L

DEFINITIONS

Data Sheet Identification	Product Status	Definition
<i>Objective Specification</i>	Formative or In Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.
<i>Preliminary Specification</i>	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Signetics reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
<i>Product Specification</i>	Full Production	This data sheet contains Final Specifications. Signetics reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.

Signetics reserves the right to make changes without notice in the products, including circuits, standard cells, and/or software, described or contained herein, in order to improve design and/or performance. Signetics assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Signetics makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Signetics Products are not designed for use in life support appliances, devices, or systems where malfunction of a Signetics Product can reasonably be expected to result in a personal injury. Signetics customers using or selling Signetics Products for use in such applications do so at their own risk, and agree to fully indemnify Signetics for any damages resulting from such improper use or sale.

August 1991



Philips – a worldwide company

Argentina: PHILIPS ARGENTINA S.A., Div. Philips Components, Vedia 3892, 1430 BUENOS AIRES, Tel. (01) 541-4261.

Australia: PHILIPS COMPONENTS PTY Ltd, 34 Waterloo Road, NORTH RYDE NSW 2113, Tel. (02) 805 4455, Fax. (02) 805 4466.

Austria: ÖSTERREICHISCHE PHILIPS INDUSTRIE G.m.b.H., UB Bauelemente, Triester Str. 64, 1101 WIEN, Tel. (0222) 60 101-820.

Belgium: N.V. PHILIPS PROF. SYSTEMS – Components Div., 80 Rue Des Deux Gares, B-1070 BRUXELLES, Tel. (02) 52 56 111.

Brazil: PHILIPS COMPONENTS (Active Devices & LCD) Rua do Rocio 220, SAO PAULO-SP, CEP 4552, P.O. Box 7383, CEP 01051, Tel. (011) 829-1166. Fax. (011) 829-1849. PHILIPS COMPONENTS (Passive Devices & Materials) Av. Francisco Monteiro 702, RIBEIRAO PIRES-SP, CEP 09400, Tel. (011) 459-8211, Fax. (011) 459-8282.

Canada: PHILIPS ELECTRONICS LTD., Philips Components, 601 Milner Ave., SCARBOROUGH, Ontario, M1B 1M8, Tel. (416) 292-5161. (IC Products) PHILIPS COMPONENTS – Signetics Canada LTD., 1 Eva Road, Suite 411, ETOBICOKE, Ontario, M9C 4Z5, Tel. (416) 626-6676.

Chile: PHILIPS CHILENA S.A., Av. Santa Maria 0760, SANTIAGO, Tel. (02) 77 38 16.

Colombia: IPRELENCO LTDA., Carrera 21 No. 56-17, BOGOTA, D.E., P.O. Box 77621, Tel. (01) 249 7624.

Denmark: PHILIPS COMPONENTS A/S, Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. 32-883333.

Finland: PHILIPS COMPONENTS, Sinikalliontie 3, SF-2630 ESPOO, Tel. 358-0-50 261.

France: PHILIPS COMPOSANTS, 117 Quai du Président Roosevelt, 92134 ISSY-LES-MOULINEAUX Cedex, Tel. (01) 4093 8000, Fax. 01 409 38692.

Germany: PHILIPS COMPONENTS UB der Philips G.m.b.H., Burchardstrasse 19, D-2 HAMBURG 1, Tel. (040) 3296-0, Fax. 040 329 69 12.

Greece: PHILIPS HELLENIQUE S.A., Components Division, No. 15, 25th March Street, GR 17778 TAVROS, Tel. (01) 4894 339/4894 911.

Hong Kong: PHILIPS HONG KONG LTD., Components Div., 15/F Philips Ind. Bldg., 24-28 Kung Yip St., KWAI CHUNG, Tel. (0)-42 45 121, Fax. 0 480 69 60.

India: PEICO ELECTRONICS & ELECTRICALS LTD., Components Dept., Shivsagar Estate 'A' Block, P.O. Box 6598, 254-D Dr. Annie Besant Rd., BOMBAY – 40018, Tel. (022) 49 21 500-49 21 515, Fax. 022 494 19063.

Indonesia: P.T. PHILIPS-RALIN ELECTRONICS, Components Div., Setiabudi II Building, 6th Fl., Jalan H.R. Rasuna Said (P.O. Box 223/KBY) Kuningan, JAKARTA 12910, Tel. (021) 51 7995.

Ireland: PHILIPS ELECTRONICS (IRELAND) LTD., Components Division, Newstead, Clonskeagh, DUBLIN 14, Tel. (01) 69 33 55.

Italy: PHILIPS S.p.A., Philips Components, Piazza IV Novembre 3, I-20124 MILANO, Tel. (02) 6752 1, Fax. 02 675 22642.

Japan: PHILIPS JAPAN LTD., Components Division, Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, Tel. (03) 813-3740-5030, Fax. 03 813 3740 0570.

Korea (Republic of): PHILIPS ELECTRONICS (KOREA) LTD., Components Division, Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. (02) 794-5011.

Malaysia: PHILIPS MALAYSIA SDN BHD, Components Div., 3 Jalan SS15/2A SUBANG, 47500 PETALING JAYA, Tel. (03) 73 45 511.

Mexico: PHILIPS COMPONENTS, Paseo Triunfo de la Republica, No 215 Local 5, Cd Juarez CHI HUA HUA 32340 MEXICO, Tel. (16) 18-67-0102.

Netherlands: PHILIPS NEDERLAND B.V., Marktgroep Philips Components, Postbus 90050, 5600 PB EINDHOVEN, Tel. (040) 78 37 49.

New Zealand: PHILIPS NEW ZEALAND LTD., Components Division, 110 Mt. Eden Road, C.P.O. Box 1041, AUCKLAND, Tel. (09) 605-914.

Norway: NORSK A/S PHILIPS, Philips Components, Box 1, Manglerud 0612, OSLO, Tel. (02) 74 10 10.

Pakistan: PHILIPS ELECTRICAL CO. OF PAKISTAN LTD., Philips Markaz, M.A. Jinnah Rd., KARACHI-3, Tel. (021) 7257 72.

Peru: CADESA, Carretera Central 6.500, LIMA 3, Apartado 5612, Tel. 51-14-350059.

Philippines: PHILIPS Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 911, MAKATI, Metro MANILA, Tel. (63-2) 810-0161, Fax. 632 817 3474.

Portugal: PHILIPS PORTUGUESA S.A.R.L., Av. Eng. Duarte Pacheco 6, 1009 LISBOA Codex, Tel. (019) 68 31 21.

Singapore: PHILIPS SINGAPORE, PTE LTD., Components Div., Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. 35.02.000.

South Africa: S.A. PHILIPS PTY LTD., Components Division, 195-215 Main Road, JOHANNESBURG 2000, P.O. Box 7430, Tel. (011) 470-5434, Fax. (011) 470-5494.

Spain: PHILIPS COMPONENTS, Balmes 22, 08007 BARCELONA, Tel. (03) 301 63 12, Fax. 03 301 42 43.

Sweden: PHILIPS COMPONENTS, A.B., Tegeluddsvägen 1, S-11584 STOCKHOLM, Tel. (0)8-78 21 000.

Switzerland: PHILIPS A.G., Components Dept., Allmendstrasse 140-142, CH-8027 ZÜRICH, Tel. (01) 488 22 11.

Taiwan: PHILIPS TAIWAN LTD., 581 Min Sheng East Road, P.O. Box 22978, TAIPEI 10446, Taiwan, Tel. 886-2-509 7666, Fax. 886 2 500 5899.

Thailand: PHILIPS ELECTRICAL CO. OF THAILAND LTD., 283 Silom Road, P.O. Box 961, BANGKOK, Tel. (02) 233-6330-9.

Turkey: TÜRK PHILIPS TICARET A.Ş., Philips Components, Talatpasa Cad. No. 5, 80640 LEVENT/ISTANBUL, Tel. (01) 179 27 70.

United Kingdom: PHILIPS COMPONENTS LTD., Mullard House, Torrington Place, LONDON WC1E 7HD, Tel. (071) 580 6633, Fax. 071 436 21 96.

United States: (Colour picture tubes – Monochrome & Colour Display Tubes) PHILIPS DISPLAY COMPONENTS COMPANY, 1600 Huron Parkway, P.O. Box 963, ANN ARBOR, Michigan 48106, Tel. 313/996-9400, Fax. 313 761 2886. (IC Products) PHILIPS COMPONENTS – Signetics, 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. (800) 227-1817. (Passive Components, Discrete Semiconductors, Materials and Professional Components & LCD) PHILIPS COMPONENTS, Discrete Products Division, 2001 West Blue Heron Blvd., P.O. Box 10330, RIVIERA BEACH, Florida 33404, Tel. (407) 881-3200.

Uruguay: PHILIPS COMPONENTS, Coronel Mora 433, MONTEVIDEO, Tel. (02) 70-4044.

Venezuela: MAGNETICA S.A., Calle 6, Ed. Las Tres Jotas, CARACAS 1074A, App. Post. 78117, Tel. (02) 241 75 09.

Zimbabwe: PHILIPS ELECTRICAL (PVT) LTD., 62 Mutare Road, HARARE, P.O. Box 994, Tel. 47211.

For all other countries apply to: Philips Components, Marketing Communications, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Telex 35000 phntnl, Fax. +31-40-724825

ADS91

© Philips Export B.V. 1991

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

9397 329 80011

Philips Semiconductors



PHILIPS

027331 ←