Micropower 5.0 V, 100 mA Low Dropout Linear Regulator with RESET and ENABLE

The CS8101 is a precision 5.0 V micropower voltage regulator with very low quiescent current (70 μA typ at 100 μA load). The 5.0 V output is accurate within $\pm 2.0\%$ and supplies 100 mA of load current with a typical dropout voltage of only 400 mV. Microprocessor control logic includes an \overline{ENABLE} input and an active \overline{RESET} . This combination of low quiescent current, outstanding regulator performance and control logic makes the CS8101 ideal for any battery operated, microprocessor controlled equipment.

The active \overline{RESET} circuit includes hysteresis, and operates correctly at an output voltage as low as 1.0 V. The \overline{RESET} function is activated during the power up sequence or during normal operation if the output voltage drops outside the regulation limits by more than 200 mV typ. The logic level compatible \overline{ENABLE} input allows the user to put the regulator into a shutdown mode where it draws only 20 μA typical of quiescent current.

The regulator is protected against reverse battery, short circuit, over voltage, and thermal overload conditions. The device can withstand load dump transients making it suitable for use in automotive environments.

The CS8101 is functionally equivalent to the National Semiconductor LP2951 series low current regulators.


Features

- 5.0 V ±2.0% Output
- Low 70 µA Quiescent Current
- Active RESET
- ENABLE Input for ON/OFF and Active/Sleep Mode Control
- 100 mA Output Current Capability
- Fault Protection
 - +60 V Peak Transient Voltage
 - − −15 V Reverse Voltage Short Circuit Thermal Overload
- Low Reverse Current (Output to Input)
- Internally Fused Leads Available in SO-20 WB Package
- Pb-Free Packages are Available



ON Semiconductor®

http://onsemi.com



TO-220 FIVE LEAD T SUFFIX CASE 314D



TO-220 FIVE LEAD TVA SUFFIX CASE 314K



TO-220 FIVE LEAD THA SUFFIX CASE 314A



SO-20 WB DWF SUFFIX CASE 751D



SOIC-8 D SUFFIX CASE 751

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

DEVICE MARKING INFORMATION

See general marking information in the device marking section on page 9 of this data sheet.

PIN CONNECTIONS SO-20L 20 V_{OUT} TO-220 5 LEAD ENABLE -NC III II VIN Pin 1. V_{OUT} 2. ENABLE SOIC-8 ⊸ V_{IN} V_{OUT} — GND □ ⊐ GND 3. GND Ыис V_{OUT}Sense ⊏ ⊐ GND GND□ 4. RESET GND □ □ GND **ENABLE** ⊞NC 5. V_{IN} B GND B NC B NC B NC GND □ **≖**RESET Tab = GND GND≖ NC □ NC ⊏ V_{OUT} V_{IN} **Current Source** Over Voltage Shutdown (Circuit Bias) Internally connected on 5 lead TO-220 ENABLE (**Current Limit** Sense V_{OUT} Sense Error Amplifier Thermal Protection Bandgap Reference **RESET**

Figure 1. Block Diagram

√ Reset
Comparator

Q GND

MAXIMUM RATINGS*

Rating		Value	Unit
Power Dissipation	Power Dissipation		
Peak Transient Voltage (46 V Load Dump @ V _{IN} = 14 V)		-15, 60	V
Operating DC Voltage		30	V
ENABLE (Up to V _{IN} with external resistor)		10	V
Output Current		Internally Limited	-
ESD Susceptibility (Human Body Model)		2.0	kV
ESD Susceptibility (Machine Model)		200	V
Operating Temperature		-40 to +125	°C
Junction Temperature Range		-40 to +150	°C
Storage Temperature Range		-55 to +150	°C
Lead Temperature Soldering:	Nave Solder (through hole styles only) (Note 1) Reflow (SMD styles only) (Notes 2 & 3)	260 peak 240 peak	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

- 1. 10 second maximum.
 2. 60 second maximum above 183°C.
- 3. -5° C / $+0^{\circ}$ C allowable conditions.

ELECTRICAL CHARACTERISTICS (6.0 V \leq V_{IN} \leq 26 V; I_{OUT} = 1.0 mA; $-40 \leq$ T_A \leq 125, -40° C \leq T_J \leq 150°C, unless otherwise noted.)

Characteristic	Test Conditions	Min	Тур	Max	Unit
Output Stage					
Output Voltage, V _{OUT}	$\begin{array}{l} 9.0 \text{ V} < \text{V}_{\text{IN}} < 16 \text{ V}, 100 \; \mu\text{A} \leq \text{I}_{\text{OUT}} \leq 100 \text{ mA} \\ 6.0 \text{ V} < \text{V}_{\text{IN}} < 26 \text{ V}, 100 \; \mu\text{A} \leq \text{I}_{\text{OUT}} \leq 100 \text{ mA} \end{array}$	4.90 4.85	5.00 5.00	5.10 5.15	V V
Dropout Voltage (V _{IN} – V _{OUT})	I _{OUT} = 100 mA I _{OUT} = 100 μA	- -	400 100	600 150	mV mV
Load Regulation	V_{IN} = 14 V, 100 μ A \leq I _{OUT} \leq 100 mA	_	5.0	50	mV
Line Regulation	6.0 < V < 26 V, I _{OUT} = 1.0 mA	_	5.0	50	mV
Quiescent Current, (IQ) Active Mode	$I_{OUT} = 100 \ \mu A, \ V_{IN} = 6.0 \ V$ $I_{OUT} = 50 \ mA$ $I_{OUT} = 100 \ mA$	- - -	70 4.0 12	140 6.0 20	μΑ mA mA
Quiescent Current, (IQ) Sleep Mode	$V_{OUT} = OFF$, $V_{IN} = 6.0 \text{ V}$, $V_{\overline{ENABLE}} = 2.0 \text{ V}$	_	20	50	μΑ
Ripple Rejection	$7.0 \le V_{IN} \le 17 \text{ V}, I_{OUT} = 100 \text{ mA}, f = 120 \text{ Hz}$	60	75	_	dB
Current Limit	-	105	200	-	mA
Short Circuit Output Current	V _{OUT} = 0 V	25	125	_	mA
Thermal Shutdown	-	150	180	_	°C
Overvoltage Shutdown	V _{OUT} ≤ 1.0 V	30	34	38	V
Reverse Current	V _{OUT} = 5.0 V, V _{IN} = 0 V	_	100	200	μΑ

^{*}The maximum package power dissipation must be observed.

ELECTRICAL CHARACTERISTICS (continued) (6.0 V \leq V_{IN} \leq 26 V; I_{OUT} = 1.0 mA; $-40 \leq$ T_A \leq 125, -40° C \leq T_J \leq 150°C, unless otherwise noted.)

Characteristic	Test Conditions	Min	Тур	Max	Unit
ENABLE Input (ENABLE)					
Threshold HIGH LOW	(V _{OUT} OFF) (V _{OUT} ON)	_ 0.6	1.4 1.4	2.0	V V
Input Current	V _{ENABLE} = 2.4 V	-	30	100	μΑ
Reset Functions (RESET)					
RESET Threshold HIGH (V _{RH}) LOW (V _{RL})	V _{OUT} Increasing V _{OUT} Decreasing	4.525 4.500	4.75 4.70	V _{OUT} - 0.05 V _{OUT} - 0.075	V V
RESET Hysteresis	(HIGH – LOW)	25	50	100	mV
Reset Output Leakage RESET = HIGH	V _{OUT} ≥ V _{RH}	-	-	25	μА
Output Voltage Low (V _{RLO}) Low (VR _{PEAK})	$1.0 \text{ V} \le \text{V}_{\text{OUT}} \le \text{V}_{\text{RL}}, \text{R}_{\overline{\text{RESET}}} = 10 \text{ k}$ V _{OUT} , Power up, Power down, R _{RESET} = 10 k	- -	0.1 0.6	0.4 1.0	V V

PACKAGE LEAD DESCRIPTION

Р	ACKAGE LEAD	#		
TO-220 5 LEAD	SO-20 WB	SOIC-8	LEAD SYMBOL	FUNCTION
1	20	1	V _{OUT}	5.0 V, ±2.0%, 100 mA output.
_	-	2	V _{OUT} SENSE	Kelvin connection which allows remote sensing of output voltage for improved regulation. If remote sensing is not required, connect to V_{OUT} .
2	1	3	ENABLE	Logic level switches output off when toggled HIGH.
3	4, 5, 6, 7 14, 15, 16, 17	4	GND	Ground. All GND leads must be connected to Ground.
4	10	5	RESET	Active reset (accurate to V _{OUT} ≥ 1.0 V)
_	2, 3, 8, 9, 11, 12, 13, 18	6,7	NC	No Connection. True no-connect (i.e. is floating)
5	19	8	V _{IN}	Input voltage.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 2. CS8101 Dropout Voltage vs. Load Over Temperature

CIRCUIT DESCRIPTION

VOLTAGE REFERENCE AND OUTPUT CIRCUITRY

Output Stage Protection

The output stage is protected against overvoltage, short circuit and thermal runaway conditions (Figure 3).





Figure 3. Typical Circuit Waveforms for Output Stage Protection

If the input voltage rises above 30 V (e.g. load dump), the output shuts down. This response protects the internal circuitry and enables the IC to survive unexpected voltage transients.

Should the junction temperature of the power device exceed 180°C (typ) the load current capability is reduced thereby preventing thermal overload. This thermal management function is an effective means to prevent die overheating since the load current is the principle heat source in the IC.

REGULATOR CONTROL FUNCTIONS

The CS8101 contains two microprocessor compatible control functions: \overline{ENABLE} and \overline{RESET} (Figure 4).



- (1) = No Reset Delay Capacitor
- (2) = With Reset Delay Capacitor

Figure 4. Circuit Waveform

ENABLE Function

The \overline{ENABLE} function switches the output transistor ON and OFF. When the voltage on the \overline{ENABLE} lead exceeds 1.4 V typ, the output pass transistor turns off, leaving a high impedance facing the load. The IC will remain in Sleep mode, drawing only 50 μA , until the voltage on this input drops below the \overline{ENABLE} threshold.

RESET Function

A \overline{RESET} signal (low voltage) is generated as the IC powers up until V_{OUT} is within 250 mV of the regulated output voltage, or when V_{OUT} drops out of regulation, and is lower than 300 mV below the regulated output voltage. A hysteresis of 50 mV is included in the function to minimize oscillations.

The \overline{RESET} output is an open collector NPN transistor, controlled by a low voltage detection circuit. The circuit is functionally independent of the rest of the IC thereby guaranteeing that the \overline{RESET} signal is valid for V_{OUT} as low as 1.0 V.




Figure 5. RC Network for RESET Delay

An external RC network on the lead (Figure 5) provides a sufficiently long delay for most microprocessor based applications. RC values can be chosen using the following formula:

$$R_{TOT}C_{RST} = \left[\frac{-t_{Delay}}{\ln\left(\frac{V_{T}-V_{OUT}}{V_{RST}-V_{OUT}}\right)}\right]$$

where:

 $R_{RST} = \overline{RESET}$ Delay resistor

 $R_{IN} = \mu P$ port impedance

 $R_{TOT} = R_{RST}$ in parallel with R_{IN}

 $C_{RST} = \overline{RESET}$ Delay capacitor

 $t_{Delay} = desired delay time$

 $V_{RST} = V_{SAT}$ of \overline{RESET} lead (0.7 V @ turn – ON)

 $V_T = \overline{RESET}$ threshold.

The circuit depicted in Figure 6 lets the microprocessor control its power source, the CS8101 regulator. An I/O port on the μP and the SWITCH port are used to drive the base of Q1. When Q1 is driven into saturation, the voltage on the \overline{ENABLE} lead falls below its lower threshold. The regulator's output is enabled. When the drive current is removed, the voltage on the \overline{ENABLE} lead rises, the output is switched off and the IC moves into Sleep mode where it draws 50 μA (max).

By coupling these two controls with the ENABLE lead, the system has added flexibility. Once the system is running, the state of the SWITCH is irrelevant as long as the I/O port continues to drive Q1. The microprocessor can turn off its own power by withdrawing drive current, once the SWITCH is open. This software control at the I/O port allows the microprocessor to finish key housekeeping functions before power is removed.

The logic options are summarized in Table 1.

Table 1. Logic Control of CS8101 Output

Microprocessor I/O Drive	Switch	ENABLE	Output
ON	Closed	LOW	ON
	Open	LOW	ON
OFF	Closed	LOW	ON
	Open	HIGH	OFF

The I/O port of the microprocessor typically provides $50 \,\mu\text{A}$ to Q1. In automotive applications the SWITCH is connected to the ignition switch.

APPLICATION NOTES




Figure 6. Microprocessor Control of CS8101 Using External Switching Transistor Q1

The \overline{ENABLE} pin of the CS8101 can be tied to the battery voltage provided a series resistor is used as shown in Figure 7. The maximum allowed voltage on the \overline{ENABLE} pin without the resistor is 10 V. Direct voltages greater than 10 V applied to the pin without the series resistor may damage the device. The system designer should note the turn—on threshold (typ 1.4 V) is on the \overline{ENABLE} pin. The threshold will be higher on the other side of $R_{\overline{ENABLE}}$.





Figure 7. Using the $\overline{\text{ENABLE}}$ pin with V_{BAT}

STABILITY CONSIDERATIONS

The output or compensation capacitor helps determine three main characteristics of a linear regulator: start-up delay, load transient response and loop stability.



*C_{IN} required if regulator is located far from the power supply filter.

Figure 8. Test and Application Circuit Showing Output Compensation

The capacitor value and type should be based on cost, availability, size and temperature constraints. A tantalum or aluminum electrolytic capacitor is best, since a film or ceramic capacitor with almost zero ESR can cause instability. The aluminum electrolytic capacitor is the least expensive solution, but, if the circuit operates at low temperatures (-25°C to -40°C), both the value and ESR of the capacitor will vary considerably. The capacitor manufacturers data sheet usually provides this information.

The value for the output capacitor C_{OUT} shown in Figure 8 should work for most applications, however it is not necessarily the optimized solution.

 $^{^{\}star}\text{C}_{\text{OUT}}$ required for stability. Capacitor must operate at minimum temperature expected.

To determine an acceptable value for C_{OUT} for a particular application, start with a tantalum capacitor of the recommended value and work towards a less expensive alternative part.

Step 1: Place the completed circuit with a tantalum capacitor of the recommended value in an environmental chamber at the lowest specified operating temperature and monitor the outputs with an oscilloscope. A decade box connected in series with the capacitor will simulate the higher ESR of an aluminum capacitor. Leave the decade box outside the chamber, the small resistance added by the longer leads is negligible.

Step 2: With the input voltage at its maximum value, increase the load current slowly from zero to full load while observing the output for any oscillations. If no oscillations are observed, the capacitor is large enough to ensure a stable design under steady state conditions.

Step 3: Increase the ESR of the capacitor from zero using the decade box and vary the load current until oscillations appear. Record the values of load current and ESR that cause the greatest oscillation. This represents the worst case load conditions for the regulator at low temperature.

Step 4: Maintain the worst case load conditions set in step 3 and vary the input voltage until the oscillations increase. This point represents the worst case input voltage conditions.

Step 5: If the capacitor is adequate, repeat steps 3 and 4 with the next smaller valued capacitor. A smaller capacitor will usually cost less and occupy less board space. If the output oscillates within the range of expected operating conditions, repeat steps 3 and 4 with the next larger standard capacitor value.

Step 6: Test the load transient response by switching in various loads at several frequencies to simulate its real working environment. Vary the ESR to reduce ringing.

Step 7: Raise the temperature to the highest specified operating temperature. Vary the load current as instructed in step 5 to test for any oscillations.

Once the minimum capacitor value with the maximum ESR is found, a safety factor should be added to allow for the tolerance of the capacitor and any variations in regulator performance. Most good quality aluminum electrolytic capacitors have a tolerance of \pm 20% so the minimum value found should be increased by at least 50% to allow for this tolerance plus the variation which will occur at low temperatures. The ESR of the capacitor should be less than 50% of the maximum allowable ESR found in step 3 above.

CALCULATING POWER DISSIPATION IN A SINGLE OUTPUT LINEAR REGULATOR

The maximum power dissipation for a single output regulator (Figure 9) is:

 $P_{D(max)} = [V_{IN(max)} - V_{OUT(min)}]I_{OUT(max)} + V_{IN(max)}I_{Q}$ (1)

where

V_{IN(max)} is the maximum input voltage,

V_{OUT(min)} is the minimum output voltage,

 $I_{OUT(max)}$ is the maximum output current for the application, and

 I_Q is the quiescent current the regulator consumes at $I_{OUT(max)}. \label{eq:lower}$

Once the value of $P_{D(max)}$ is known, the maximum permissible value of $R_{\theta JA}$ can be calculated:

$$R_{\Theta JA} = \frac{150^{\circ}C - T_{A}}{P_{D}}$$
 (2)

The value of $R_{\theta JA}$ can then be compared with those in the package section of the data sheet. Those packages with $R_{\theta JA}$'s less than the calculated value in equation 2 will keep the die temperature below $150^{\circ}C.$

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required.




Figure 9. Single Output Regulator With Key Performance Parameters Labeled

HEAT SINKS

A heat sink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of $R_{\rm BIA}$.

$$R_{\Theta}JA = R_{\Theta}JC + R_{\Theta}CS + R_{\Theta}SA$$
 (3)

where:

 $R_{\theta IC}$ = the junction-to-case thermal resistance,

 $R_{\theta CS}$ = the case-to-heatsink thermal resistance, and

 $R_{\theta SA}$ = the heatsink-to-ambient thermal resistance.


 $R_{\theta JC}$ appears in the package section of the data sheet. Like $R_{\theta JA},$ it is a function of package type. $R_{\theta CS}$ and $R_{\theta SA}$ are functions of the package type, heatsink and the interface between them. These values appear in heat sink data sheets of heat sink manufacturers.

DEVICE ORDERING INFORMATION*

Device	Package	Shipping [†]
CS8101YD8	SOIC-8	98 Units/Rail
CS8101YD8G	SOIC-8 (Pb-Free)	98 Units/Rail
CS8101YDR8	SOIC-8	2500/Tape & Reel
CS8101YDR8G	SOIC-8 (Pb-Free)	2500/Tape & Reel
CS8101YDWF20	SO-20 WB	38 Units/Tube
CS8101YDWF20G	SO-20 WB (Pb-Free)	38 Units/Tube
CS8101YDWFR20	SO-20 WB	1000/Tape & Reel
CS8101YDWFR20G	SO-20 WB (Pb-Free)	1000/Tape & Reel
CS8101YT5	TO-220 FIVE LEAD STRAIGHT	50 Units/Rail
CS8101YT5G TO-220 FIVE LEAD STRAIGHT (Pb-Free)		50 Units/Rail
CS8101YTVA5	TO-220 FIVE LEAD VERTICAL	50 Units/Rail
CS8101YTVA5G TO-220 FIVE LEAD VERTICAL (Pb-Free)		50 Units/Rail
CS8101YTHA5	TO-220 FIVE LEAD HORIZONTAL	50 Units/Rail
CS8101YTHA5G	TO-220 FIVE LEAD HORIZONTAL (Pb-Free)	50 Units/Rail

 $^{^\}star \text{Contact}$ your local sales representative for D^2PAK package option.


MARKING DIAGRAMS



[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS


TO-220 **FIVE LEAD T SUFFIX** CASE 314D-04 ISSUE F




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION D DOES NOT INCLUDE INTERCONNECT BAR (DAMBAR) PROTRUSION. DIMENSION D INCLUDING PROTRUSION SHALL NOT EXCEED 10.92 (0.043) MAXIMUM.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.572	0.613	14.529	15.570
В	0.390	0.415	9.906	10.541
B1	0.375	0.415	9.525	10.541
С	0.170	0.180	4.318	4.572
D	0.025	0.038	0.635	0.965
E	0.048	0.055	1.219	1.397
G	0.067	BSC	1.702	BSC
Н	0.087	0.112	2.210	2.845
J	0.015	0.025	0.381	0.635
K	0.977	1.045	24.810	26.543
L	0.320	0.365	8.128	9.271
Q	0.140	0.153	3.556	3.886
U	0.105	0.117	2.667	2.972

TO-220 **FIVE LEAD TVA SUFFIX** CASE 314K-01 ISSUE O





NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
- OTES:

 1. DIMENSIONING AND TOLERANCING PER ANS Y14.5M, 1982.


 2. CONTROLLING DIMENSION: INCH.


 3. DIMENSION D DOES NOT INCLUDE INTERCONNECT BAR (DAMBAR) PROTRUSION. DIMENSION D INCLUDING PROTRUSION SHALL NOT EXCEED 10.92 (0.043) MAXIMUM.

	INC	HES	MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.560	0.590	14.22	14.99
В	0.385	0.415	9.78	10.54
С	0.160	0.190	4.06	4.83
D	0.027	0.037	0.69	0.94
E	0.045	0.055	1.14	1.40
F	0.530	0.545	13.46	13.84
G	0.067	BSC	1.70 BSC	
J	0.014	0.022	0.36	0.56
K	0.785	0.800	19.94	20.32
L	0.321	0.337	8.15	8.56
M	0.063	0.078	1.60	1.98
Q	0.146	0.156	3.71	3.96
R	0.271	0.321	6.88	8.15
S	0.146	0.196	3.71	4.98
U	0.460	0.475	11.68	12.07
W		°	5	٥



TO-220 **FIVE LEAD THA SUFFIX** CASE 314A-03 ISSUE E





NOTES:

- IOTES:


 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: INCH.

 3. DIMENSION D DOES NOT INCLUDE INTERCONNECT BAR (DAMBAR) PROTRUSION. DIMENSION D INCLUDING PROTRUSION SHALL NOT EXCEED 0.043 (1.092) MAXIMUM.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.572	0.613	14.529	15.570
В	0.390	0.415	9.906	10.541
C	0.170	0.180	4.318	4.572
D	0.025	0.038	0.635	0.965
Е	0.048	0.055	1.219	1.397
F	0.570	0.585	14.478	14.859
G	0.067	BSC	1.702 BSC	
7	0.015	0.025	0.381	0.635
K	0.730	0.745	18.542	18.923
L	0.320	0.365	8.128	9.271
ø	0.140	0.153	3.556	3.886
S	0.210	0.260	5.334	6.604
U	0.468	0.505	11.888	12.827

SO-20 WB DWF SUFFIX CASE 751D-05 ISSUE G



- NOTES:

 1. DIMENSIONS ARE IN MILLIMETERS.

 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.

 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.

 4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.


 5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		
DIM	MIN	MAX	
Α	2.35	2.65	
A1	0.10	0.25	
В	B 0.35 0		
С	0.23	0.32	
D	12.65	12.95	
Е	7.40	7.60	
е	1.27	BSC	
Н	10.05	10.55	
h	0.25	0.75	
Ĺ	0.50	0.90	
θ	0 °	7 °	

PACKAGE THERMAL DATA

Parai	meter	TO-220 FIVE LEAD	SOIC-8	SO-20 WB	Unit
$R_{\theta JC}$	Typical	3.3	45	9.0	°C/W
$R_{\theta JA}$	Typical	50	165	55	°C/W

SOIC-8 NB **D SUFFIX** CASE 751-07 **ISSUE AG**




NOTES:

- IES:
 DIMENSIONING AND TOLERANCING PER
 ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A AND B DO NOT INCLUDE
 MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- PER SIDE.

 DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.80	5.00	0.189	0.197
В	3.80	4.00	0.150	0.157
U	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27	7 BSC	0.050 BSC	
Η	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
М	0 °	8 °	0 °	8 °
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

SMART REGULATOR is a trademark of Semiconductor Components Industries, LLC.

ON Semiconductor and up are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice ON Semiconductor and war registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use severif such claim alleges that SCILLC was perlient regarding the design or manufacture of the part of the science of the part of associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA **Phone**: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative