INTEGRATED CIRCUITS

DATA SHEET

TDA9991HL

Vertical line driver and DC-DC converter for Full Frame and Frame Transfer CCD image sensors

Preliminary specification Supersedes data of 2000 Dec 22 File under Integrated Circuits, IC02 2001 May 29





TDA9991HL

FEATURES

- Enables compact and cost effective camera design
- Eight two-level low-ohmic line drivers suitable for Philips Full Frame (FF) and Frame Transfer (FT) CCD image sensors
- Versatile programmable DC-DC converters and voltage regulators to create all required low-noise supply voltages for the Philips FT CCD sensor family and for the on-chip drivers
- DC-DC converter can be operated with an on-chip free running oscillator or with an external clock
- Wide supply range also suitable for direct use on batteries
- · Electronic shutter driver (charge reset)
- · Fast start-up
- DC ready signal available indicating the TDA9991HL has started up
- · 3-wire serial bus
- Separate digital supply voltage for optimal interfacing with DSP circuit and serial bus
- Low current consumption in Power-down mode.

APPLICATIONS

- · Digital still camera
- · Desktop video camera
- · Security camera
- Camcorder
- · DSP applications.

GENERAL DESCRIPTION

The TDA9991HL forms the interface between the pulse pattern generator and the CCD image sensor in camera systems and minimizes the component count significantly by integration of various functions. The device contains eight vertical line drivers, a shutter driver for charge reset, a versatile programmable DC-DC converter, a non-programmable DC-DC converter and voltage regulators which create all required low noise supply voltages for FT and FF CCD sensors. A three wire serial bus, similar to the ones used in the Philips front-end ICs (TDA8786 and TDA8783) is used for programming the device.

The versatile programmable DC-DC converter generates two positive voltages (V_{CAPNS} and V_{CAPH}) and the non programmable DC-DC converter generates a negative voltage (V_{VL}) which is used internally. Voltage regulators convert the DC-DC converter outputs into low-noise output voltages (V_{NS} , V_{SFD} , V_{HFB} and V_{SH}). The required voltages for the image sensor and the drivers can be programmed via the serial bus with sufficient accuracy to optimize the performance of the sensors. An on-board reference voltage ensures stable output voltages over the entire temperature range.

An internal DCOK signal enables the vertical line drivers when the DC-DC converter output voltages and the regulator output voltages are at their required (programmable) level. When either $V_{HFB},\,V_{CAPNS}\,or\,V_{NS}\,drops$ below 80% of it's programmed level, the DCOK signal will become LOW. A signal on pin START (inverse of DCOK signal) indicates that the device has started up and is externally available.

The use of two external coils enables high efficiency of the DC-DC converters and fast starting up. The maximum current built-up in coil L2 can be set with an external resistor R_{LIM} optimizing the efficiency of the DC-DC converter and making it independent of supply voltage variations.

The DC-DC converter operates from an on-chip free running oscillator or from an external clock signal.

The low impedance of the drivers enables fast transfer of the image of the sensor. The drivers can switch between 0 V and V_{HFB} (8 to 15 V). The eight vertical drivers (image gate drivers) can be put into 3-state via the serial bus.

Charge reset of the CCD can be performed with a separate electronic shutter driver.

When the TDA9991 is in Power-on mode, a HIGH level at pin PWD will put the chip in Power-down mode. A LOW level at pin PWD will enable Power-on mode again. When pin PWD is left open-circuit, a pull-down resistor will keep this input LOW.

In the Power-down mode (set via the serial bus or through pin PWD) the current consumption becomes virtually zero. The serial bus is still available.

TDA9991HL

QUICK REFERENCE DATA


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT				
Supplies	Supplies									
V_{DDA1}	analog supply voltage 1		3.6	_	7	٧				
V _{DDA2}	analog supply voltage 2		3.6	_	7	V				
V_{DDD}	digital supply voltage		2.6	_	3.6	V				
Vertical line di	rivers									
R _{o(on)}	HIGH- and LOW-level output on-resistance	$I_{L(H)} = 200 \text{ mA}; I_{L(L)} = -200 \text{ mA}$	_	0.66	_	Ω				
Shutter driver				•						
R _{o(on)}	HIGH- and LOW-level output on-resistance	$I_{L(H)} = 3 \text{ mA}; I_{L(L)} = -3 \text{ mA}$	_	16.5	_	Ω				
Output voltage	e regulators									
V_{HFB}	high output voltage	programmable	8	_	15	٧				
V _{NS}	Nwell substrate output voltage	programmable	17	_	31	V				
V _{SFD}	source follower drain output voltage	programmable	18	_	24	V				
V _{SH}	shutter driver output voltage	programmable	3	_	10	٧				
Temperature r	Temperature range									
T _{oper}	operating temperature		-20	-	+70	°C				

ORDERING INFORMATION

TYPE		PACKAGE				
NUMBER	NAME	DESCRIPTION	VERSION			
TDA9991HL	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4 \text{ mm}$	SOT313-2			

TDA9991HL

BLOCK DIAGRAM




TDA9991HL

PINNING

CVMDOL	DIN	DESCRIPTION
SYMBOL	PIN	DESCRIPTION
SDATA	1	serial bus data input
SEN	2	serial bus enable input
SCLK	3	serial bus clock input
V_{DDD}	4	digital supply voltage
V5V	5	filter capacitor of digital supply voltage
OSC	6	external oscillator resistor or clock input
AGND1	7	analog ground 1
V_{DDA1}	8	analog supply voltage 1
LIM	9	peak current limiting resistor
SHIN	10	electronic shutter driver input
SHO	11	electronic shutter driver output
CAP12	12	filter capacitor of DC-DC converter
VL	13	DC-DC converter negative low voltage
L1	14	coil 1 connection
V _{DDA2}	15	DC-DC converter analog supply voltage 2
AGND2	16	DC-DC converter analog ground 2
L2	17	coil 2 connection
CAPNS	18	filter capacitor of DC-DC converter CAPNS voltage
CAPH	19	filter capacitor of DC-DC converter CAPH voltage output
SH	20	shutter voltage output
VBE	21	base voltage output

SYMBOL	PIN	DESCRIPTION
NS	22	Nwell substrate voltage output
SFD	23	source follower drain voltage output
HFB	24	horizontal voltage feedback output
A4	25	A4 driver output
A3	26	A3 driver output
HDA	27	A drivers high voltage supply
AGND3	28	A drivers analog ground 3
A2	29	A2 driver output
A1	30	A1 driver output
B1	31	B1 driver output
B2	32	B2 driver output
HDB	33	B drivers high voltage supply
AGND4	34	B drivers analog ground 4
B3	35	B3 driver output
B4	36	B4 driver output
PWD	37	power-down input
START	38	DC voltages ready output
VB4	39	B4 driver digital input
VB3	40	B3 driver digital input
VB2	41	B2 driver digital input
VB1	42	B1 driver digital input
CAPBG	43	filter capacitor of band gap reference
VA4	44	A4 driver digital input
VA3	45	A3 driver digital input
VA2	46	A2 driver digital input
VA1	47	A1 driver digital input
DGND	48	digital ground

TDA9991HL



Philips Semiconductors Preliminary specification

Vertical line driver and DC-DC converter for Full Frame and Frame Transfer CCD image sensors

TDA9991HL

FUNCTIONAL DESCRIPTION

The TDA9991HL can be separated into three main blocks (see Fig.1):

- DC-DC converters
- · Voltage regulators
- · Drivers.

The functionality of the blocks is described below.

DC-DC converters

The principle of the DC-DC converter with positive output voltages V_{CAPNS} and V_{CAPH} is shown in Fig.3. The two voltages are generated by charging coil L2 (closing S1) and then discharging the charge built-up in coil L2 (by opening S1) into the capacitor at pin CAPNS or, when S2 is closed, into the capacitor at pin CAPH. Since V_{CAPNS} is always higher than V_{CAPH} , closing S2 will not cause a discharge of the capacitor at pin CAPNS into the capacitor at pin CAPH.

The current through switch S1 is being monitored and will not exceed the maximum value set by an external resistor at pin LIM. Limiting the maximum current will make the charge built-up in coil L2 independent of the supply voltage therefore keeping the converter efficiency constant.

The principle of the DC-DC converter with the negative output voltage V_{VL} is shown in Fig.4. The negative voltage is generated by charging coil L1 (closing S3) and then discharging the charge built-up in coil L1 (by opening S3) into the capacitor at pin VL. The capacitor at pin VL will be charged to approximately -3 V; there is no current limiting.

Voltage regulators

For an optimal performance of the CCD, the sensor voltages V_{SH} , V_{NS} , V_{SFD} and V_{HFB} are being generated by programmable voltage regulators with a very high ripple rejection.

The voltage regulators for V_{SH} , V_{NS} and V_{SFD} all have the same principle shown in Fig.5.

Peak currents are being supplied by the capacitor at the output while the voltage regulator charges the capacitor more slowly. The value of the capacitor determines the output voltage drop when a peak current is being drawn.




Fig.3 Principle of DC-DC converter with positive output voltage.





Fig.4 Principle of DC-DC converter with negative output voltage.



TDA9991HL

The voltage regulator for the drivers supply (V_{HFB}) can operate in two modes, depending on the application it is used in:

- Mode 1 at fast transport with high peak current
- · Mode 2 at slow transport with constant current.

Mode 1

In applications where the transport of the image is done in a very short period large currents (up to 1.5 A) are being drawn which cannot be supplied by the voltage regulator itself. In that event an external transistor is used to supply the large peak currents (see Fig.6). Mode 1 is selected via the serial interface (Latch 1, bit D1 = 0; see Table 3).

In mode 1 the external transistor can supply large peak currents which are being drawn from the capacitor used at pin CAPH. Since V_{CAPH} is chosen to be 2.6 or 5.15 V (programmable via the serial bus with bit VD2X) above V_{HFB} the voltage at the capacitor at pin CAPH can drop approximately 1.8 or 4.5 V during the transport without affecting V_{HFB} . This reduces the value (size) of the capacitor required at pin CAPH. During the transport the base-emitter voltage of the external transistor will increase causing a drop on V_{HFB} . The drop depends on the static current set by R1 and the maximum peak current being drawn and can be calculated with the following formula:

$$V_{drop} = 25 \text{ mV} \times Ln \frac{I_{peak}}{I_{R1}}$$

The static current should be approximately 500 μ A. Capacitor C2, connected to the emitter, filters out the spikes averaging the peak current. When the peak current stops, the increased base-emitter voltage will drop back to its normal level (see Fig.7).

The base voltage V_{VBE} might have been changed slightly (tens of millivolts) but will get back to its desired level fast. After transport the capacitor at pin CAPH will be charged again by the DC-DC converter.

Mode 2

In applications where the transport of the image is slow, a constant current is required which can be supplied by the voltage regulator and no external transistor is needed. Mode 2 is selected via the serial interface (bit D1 = 1).

In mode 2, pins VBE and HFB must be tied together (see Fig.8).

In this mode the voltage regulator can supply currents up to 30 mA. Peak currents need to be filtered out by capacitor C1.




Fig.6 Principle of voltage regulator of drivers supply in mode 1.




Fig.7 Output voltage at pin CAPH during transport.




Fig.8 Principle of voltage regulator of drivers supply in mode 2.

TDA9991HL

START-UP CYCLE

During the start-up (pin START = HIGH and the internal signal DCOK = LOW) the maximum output current of AMP4 (see Fig.8) will be increased from 0.5 mA minimum to 30 mA maximum. This is done to decrease the time required to fully charge capacitor C1 during starting up.

When pin START = LOW (all voltages are at their required level) or when V_{VBE} is at its required level, the minimum output current of AMP4 will automatically drop back to 0.5 mA. When mode 2 is selected the maximum output current of AMP4 will remain 30 mA after starting up.

An integrated start-up cycle ensures a fast and safe start-up of the TDA9991HL. The principle of the start-up cycle (hysteresis) is shown in Fig.9. When starting up the signal at pin START will be HIGH. When V_{CAPNS} and V_{CAPH} are at 100% of their programmed level and V_{HFB} and V_{NS} are above 80% of their programmed level, pin START will become LOW. When V_{CAPNS} , V_{HFB} or V_{NS} drops below approximately 80% of their programmed level the TDA9991HL will start again with the start-up cycle.

When starting up, the capacitor at pin CAPNS will be charged prior to the capacitor at pin CAPH. The capacitor at pin VL is charged by a separate DC-DC converter independent of the start-up cycle.

Vertical line drivers

For frame transport the TDA9991HL has eight two-level low-ohmic drivers available. The principle of the driver outputs is shown in Fig.10.


A logic interface converts the digital input signal into the two control signals for the driver transistors. It also prevents both transistors to switch on at the same time. During start-up the drivers are kept in 3-state.


Table 1 A and B drivers; note 1

LEVEL AT INPUT PINS	LEVEL AT OUTPUT PINS		
LOW	HIGH		
HIGH	LOW		

Note

 The internal DCOK signal will keep the A and B outputs in 3-state until the output voltages of the DC-DC converter and voltage regulators are at their required level.






Shutter driver


Table 2 Shutter driver output

INPUT LEVEL AT PIN SHIN	OUTPUT LEVEL AT PIN SHO
LOW	HIGH
HIGH	LOW

TDA9991HL

Serial interface





Philips Semiconductors Preliminary specification

Vertical line driver and DC-DC converter for Full Frame and Frame Transfer CCD image sensors

TDA9991HL

 Table 3
 Serial interface programming (see Fig.11)

ADDRESS BITS		BITS		DA	ATA BITS	S (1)		DECCRIPTION	
LATCH	A2	A1	A0	D4	D3	D2	D1	D0	- DESCRIPTION
0	0	0	0		•		•	•	power-on, 3-state and clock selection
								0	power-down (note 2)
								1	power-on
							0		outputs in normal operation
							1		outputs in 3-state
						Х			don't care
					0				free running oscillator
					1				external clock signal
				0					fixed value
1	0	0	1						voltage drop and mode selection
								0	2.7 V drop (bit VD2X = 0)
								1	5.4 V drop (bit VD2X = 1)
							0		mode 1
							1		mode 2
2	0	1	0						4 bits of V _{HFB}
				Х	0	0	0	0	output is 8 V
				Х	:	:	:	:	steps of approximately 467 mV
				Х	1	1	1	1	output is 15 V
3	0	1	1			•			5 bits of V _{NS}
				0	0	0	0	0	output is 17 V
				:	:	:	:	:	steps of approximately 450 mV
				1	1	1	1	1	output is 31 V
4	1	0	0		-	-			4 bits of V _{SFD}
				Х	0	0	0	0	output is 18 V
				Х	:	:	:	:	steps of approximately 400 mV
				Х	1	1	1	1	output is 24 V
5	1	0	1						4 bits of V _{SH}
				Х	0	0	0	0	output is 3 V
				Х	:	:	:	:	steps of approximately 467 mV
				Х	1	1	1	1	output is 10 V

Notes

- 1. X is a don't care.
- 2. The Power-down mode also shuts down the DC-DC converter.

TDA9991HL

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DDA1}	analog supply voltage 1		-0.3	+7	٧
V _{DDA2}	analog supply voltage 2		-0.3	+7	٧
V _{DDD}	digital supply voltage		-0.3	+5.5	V
V _n	voltage at pins				
	VA1 to VA4, VB1 to VB4, V5V, PWD, SDATA, SEN, SCLK, SHIN and OSC		-0.3	$V_{DDD} + 0.3^{(1)}$	V
	CAPBG		-0.3	$V_{V5V} + 0.3$	V
	CAP12		-0.3	+15	V
	VBE, SH, HFB, HDA and HDB		-0.3	+20	V
	САРН	coil not connected	-0.3	+20	V
	CAPNS	coil not connected	-0.3	+45	V
	NS and SFD		-0.3	+45	V
	VL		-6	_	V
	AGND1, AGND2, AGND3 and AGND4		$V_{DGND} - 0.3$	$V_{DGND} + 0.3$	V
In	current at pins				
	A1 to A4 and B1 to B4	static current	-100	+100	mA
	VL		О	5	mA
	LIM		-3	О	mA
	SHO		-50	+50	mA
	START		-3	+0.2	mA

Note

1. Maximum value of V_{DDD} + 0.3 V but not higher than 5.5 V.

QUALITY SPECIFICATION

In accordance with "SNW-FQ-611E".

CHARACTERISTICS

 $V_{DDA}=5~V;~V_{DDD}=3.3~V;~T_{amb}=25~^{\circ}C;~inputs~VA1~to~VA4~and~VB1~to~VB4~are~HIGH;~V_{SHIN}=0~V;~L1=47~\mu H;~L2=4.7~\mu H;~R_{LIM}=680~\Omega;~V_{HFB}=12~V;~V_{NS}=24~V;~V_{SFD}=20~V;~V_{SH}=8~V;~V_{START}=LOW;~no~load~for~regulator~output~voltages;~unless~otherwise~specified.$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT			
Supplies									
V _{DDA1}	analog supply voltage 1		3.6	5	7	V			
I _{DDA1}	analog supply current 1	V_{VA1} to $V_{VA4} = V_{DDD}$; V_{VB1} to $V_{VB4} = V_{DDD}$; $V_{SEN} = 0$	_	3.5	_	mA			
I _{q(DDA1)}	quiescent analog supply current 1	Power-down mode; latch 0 = 00X00; note 1	_	_	300	μА			
V_{DDA2}	analog supply voltage 2		3.6	5	7	V			

TDA9991HL

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{DDA2}	analog supply current 2	V_{VA1} to $V_{VA4} = V_{DDD}$; V_{VB1} to $V_{VB4} = V_{DDD}$; $V_{SEN} = 0$; note 2	-	130	_	mA
$I_{q(DDA2)}$	quiescent analog supply current 2	Power-down mode; latch 0 = 00X00; note 1	_	_	4	μΑ
V_{DDD}	digital supply voltage		2.6	3.3	3.6	V
I _{DDD}	digital supply current	V_{VA1} to $V_{VA4} = V_{DDD}$; V_{VB1} to $V_{VB4} = V_{DDD}$; $V_{SEN} = 0$	_	460	_	μΑ
$I_{q(DDD)}$	quiescent digital supply current	Power-down mode; latch 0 = 00X00; note 1	_	_	100	μΑ
Vertical lin	ne drivers A and B					•
R _{o(on)}	HIGH- and LOW-level output on-resistance	$I_{L(H)} = 200 \text{ mA};$ $I_{L(L)} = -200 \text{ mA}$	0.6	0.66	0.72	Ω
t _r	rise time of outputs	$V_{NS} - V_{HFB} > 7 \text{ V};$ $C_L = 6.8 \text{ nF}$	16	20	29	ns
t _f	fall time of outputs	$V_{NS} - V_{HFB} > 7 \text{ V};$ $C_L = 6.8 \text{ nF}$	18	23	29	ns
V _{OH}	HIGH-level output voltage		_	V_{HFB}	_	V
V _{OL}	LOW-level output voltage		_	0	_	V
$I_{LO(Z)}$	output leakage current in 3-state	3-state; V _O < 6 V; latch 0 = 00X11	-1	_	+1	μΑ
t _{PD}	propagation delay	no load		40		ns
Δt_{PD}	propagation delay difference between channels		_	_	3	ns
Shutter dr	river (pin SHO)					
R _{o(on)}	HIGH- and LOW-level output on-resistance	$I_{L(H)} = 3 \text{ mA};$ $I_{L(L)} = -3 \text{ mA}$	_	16.5	_	Ω
V _{OH}	HIGH-level output voltage		_	V _{SH}	_	V
V _{OL}	LOW-level output voltage		_	0	_	V
t _r	rise time	$V_{NS} - V_{SH} > 7 V;$ $C_L = 2 \text{ nF}$	_	50		ns
t _f	fall time	$V_{NS} - V_{SH} > 7 V;$ $C_L = 2 \text{ nF}$	_	50		ns
DC-DC co	nverters					•
V _{CAPNS}	output voltage at pin CAPNS		_	V _{NS} + 6	_	V
V _{CAPH}	output voltage at pin CAPH	bit VD2X = 0; note 3	V _{HFB} + 2.45	V _{HFB} + 2.6	V _{HFB} + 2.75	V
		bit VD2X = 1; note 3	V _{HFB} + 4.9	V _{HFB} + 5.15	V _{HFB} + 5.4	V
$\Delta I_{L2(max)}$	variation of maximum current built-up in coil L2	note 4	-15	_	+15	%
t _{start}	start-up time of the DC-DC converter	V_{START} = HIGH; R_{LIM} = 680 Ω ; V_{HFB} = 13.1 V; note 5	-	35	60	ms

TDA9991HL

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Output vo	Itage regulators		•	<u>'</u>	'	!
HIGH VOLTA	GE FEEDBACK OUTPUT (PIN HFB	3)				
V _{HFB}	high voltage output	programmable (4 bits)	8	_	15	V
ΔV_{HFB}	output voltage variation		-5	0	+5	%
$\Delta V_{HFB(T)}$	output voltage variation with temperature	$T_{amb} = -20 \text{ to } +70 ^{\circ}\text{C}$	_	-	0.5	%
RR	ripple rejection	V _{START} = LOW; f = 0 to 1 MHz; note 6	60	-	_	dB
BASE VOLTA	AGE OUTPUT (PIN VBE)		•			<u> </u>
I _{VBE}	DC output current	V _{START} = LOW; note 7	0.5	_	_	mA
I _{VBE(start)}	output current during start-up	V _{START} = HIGH or in mode 2; note 7	30	-	_	mA
NWELL SUE	STRATE VOLTAGE OUTPUT (PIN N	S)	•			
V _{NS}	output voltage	programmable (5 bits); note 8	17	-	31	V
I _{NS}	DC output current		_	_	4	mA
ΔV_{NS}	output voltage variation		-5	0	+5	%
$\Delta V_{NS(T)}$	output voltage variation with temperature	$T_{amb} = -20 \text{ to } +70 ^{\circ}\text{C}$	_	_	0.5	%
RR	ripple rejection	V _{START} = LOW; f = 0 to 1 MHz; note 6	50	_	_	dB
Source fo	DLLOWER DRAIN VOLTAGE OUTPU	Γ (PIN SFD)	•			<u>'</u>
V _{SFD}	output voltage	programmable (4 bits); note 8	18	-	24	V
I _{SFD}	DC output current		_	_	20	mA
ΔV_{SFD}	output voltage variation		- 5	0	+5	%
$\Delta V_{SFD(T)}$	output voltage variation with temperature	$T_{amb} = -20 \text{ to } +70 ^{\circ}\text{C}$	_	_	0.5	%
RR	ripple rejection	V _{START} = LOW; f = 0 to 1 MHz; note 6	50	_	_	dB
SHUTTER D	RIVER VOLTAGE OUTPUT (PIN SH)	•			
V _{SH}	output voltage	programmable (4 bits)	3	_	10	V
I _{SH}	DC output current			_	3	mA
ΔV_{SH}	output voltage variation		- 5	0	+5	%
$\Delta V_{SH(T)}$	output voltage variation with temperature	$T_{amb} = -20 \text{ to } +70 ^{\circ}\text{C}$	_	_	0.5	%
RR	ripple rejection	V _{START} = LOW; f = 0 to 1 MHz; note 6	60	-	_	dB

TDA9991HL

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Oscillator		1	Į.			
f _{fr}	free running oscillator frequency	latch 0 = 00X01; R_{OSC} = 47 k Ω ; note 9	4	5.35	6.75	MHz
f _{clk}	external clock input frequency	latch 0 = 01X01; note 9	4	_	6.75	MHz
δ	duty factor external clock input frequency		40	_	60	%
Serial inte	erface (see Fig.12)			•	•	•
f _{SCLK(max)}	maximum clock frequency	V _{DDD} = 3.6V	_	_	4.0	MHz
		$V_{DDD} = 3.3V$	_	_	3.3	MHz
		$V_{DDD} = 3.0V$	_	_	2.5	MHz
		V _{DDD} = 2.6V	_	_	1.8	MHz
t _{su(SEN)}	SEN set-up time	compared to SCLK rising edge	0.16 f _{SCLK(max)}	_	_	s
t _{su(SDATA)}	SDATA set-up time	compared to SCLK rising edge	0.16 f _{SCLK(max)}	_	-	S
t _{h(SEN)}	SEN hold time	compared to SCLK rising edge	0.08 f _{SCLK(max)}	_	_	s
t _{h(SDATA)}	SDATA hold time	compared to SCLK rising edge	0.16 f _{SCLK(max)}	_	-	s
Control in	puts	1				
V _{IL}	LOW-level input voltage at pins SEN, SDATA, SCLK, SHIN, PWD, VA1 to VA4, VB1 to VB4 and OSC	note 10	-0.2	_	0.3V _{DDD}	V
V _{IH}	HIGH-level input voltage at pins SEN, SDATA, SCLK, SHIN, PWD, VA1 to VA4, VB1 to VB4 and OSC	note 11	0.7V _{DDD}	-	5.5	V
Digital ou	tput (pin START)	•		•		
V _{START(L)}	LOW-level output voltage	$I_{\text{sink(max)}} = 20 \ \mu\text{A};$ note 12	_	_	0.4	V
V _{START(H)}	HIGH-level output voltage	I _{source(max)} = 20 μA; note 13	V _{DDD} – 0.4	-	-	V
Temperate	ure range			•		
T _{oper}	operating temperature		-20	_	+70	°C
		•	•	•		

Philips Semiconductors Preliminary specification

Vertical line driver and DC-DC converter for Full Frame and Frame Transfer CCD image sensors


TDA9991HL

Notes

- 1. A Power-on reset function puts the TDA9991HL in the Power-down mode when V_{DDD} is supplied.
- 2. The supply current is measured without load (CCD) using the following programmed voltages: V_{NS} = 28 V; V_{SFD} = 21 V; V_{HFB} = 13 V; V_{SH} = 8 V. The power consumption depends on the value of R_{LIM}, the supply voltages, programmed voltages and the efficiency of the DC-DC convertor under load condition. Therefore, the value of I_{DDA2} in this table is a rough indication.
- 3. During transport V_{CAPH} may drop to V_{HFB} + 0.7 V (over the entire temperature range):
 - a) Bit VDX2 = 0: voltage drop is 1.8 V
 - b) Bit VDX2 = 1: voltage drop is 4.5 V.
- 4. $I_{L2(max)} = \frac{1308}{R_{LIM}}$
- 5. The charging time of the electrolytic capacitor at pin CAPNS is very small compared to the charging time of the electrolytic capacitor at pin CAPH. The start-up time depends on:
 - a) Peak current I_{L2(max)} chosen through coil L2; the maximum allowable peak current is 2.1 A
 - b) Value of the electrolytic capacitor at pin CAPH (470 μ F)
 - c) Oscillator frequency
 - d) Required voltage level at pin CAPH.
- 6. Drivers not active.
- 7. During start-up (V_{START} = HIGH) the maximum output current at pin HFB is increased to allow fast starting up.
- 8. $V_{NS} > V_{SFD}$
- 9. Pin OSC can be connected to an external clock or to an external resistor (in case the internal oscillator is used).
- 10. At $V_{DDD} = 2.6 \text{ V}$ the maximum LOW-level voltage is $0.2V_{DDD}$.
- 11. At $V_{DDD} = 2.6 \text{ V}$ the minimum HIGH-level voltage is $0.8V_{DDD}$.
- 12. V_{START} will become LOW when:
 - a) All output voltages at pins HFB, NS and CAPNS are at 100% of their required (programmable) level
 - b) $V_{CAPH} = V_{HFB} + 2.7 \text{ V}$ (bit VD2X = 0) or $V_{CAPH} = V_{HFB} + 5.4 \text{ V}$ (bit VD2X = 1); V_{CAPH} needs to have reached the programmed voltage only once for V_{START} to go LOW.
- 13. V_{START} will become HIGH when either V_{HFB}, V_{NS} or V_{CAPNS} drops below 80% (typical) of their programmed level.

TDA9991HL

APPLICATION INFORMATION




TDA9991HL

PACKAGE OUTLINE

LQFP48: plastic low profile quad flat package; 48 leads; body 7 x 7 x 1.4 mm

SOT313-2



DIMENSIONS (mm are the original dimensions)

	•			•		,													
UNIT	A max.	A ₁	A ₂	А3	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	H _D	HE	L	Lp	v	w	у	Z _D ⁽¹⁾	Z _E ⁽¹⁾	θ
mm	1.60	0.20 0.05	1.45 1.35	0.25	0.27 0.17	0.18 0.12	7.1 6.9	7.1 6.9	0.5	9.15 8.85	9.15 8.85	1.0	0.75 0.45	0.2	0.12	0.1	0.95 0.55	0.95 0.55	7° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT313-2	136E05	MS-026				99-12-27 00-01-19	

TDA9991HL

SOLDERING

Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 220 °C for thick/large packages, and below 235 °C for small/thin packages.

Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

 For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to $300\ ^{\circ}$ C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

TDA9991HL

Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE	SOLDERING METHOD				
PACKAGE	WAVE	REFLOW ⁽¹⁾			
BGA, HBGA, LFBGA, SQFP, TFBGA	not suitable	suitable			
HBCC, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, SMS	not suitable ⁽²⁾	suitable			
PLCC ⁽³⁾ , SO, SOJ	suitable	suitable			
LQFP, QFP, TQFP	not recommended ⁽³⁾⁽⁴⁾	suitable			
SSOP, TSSOP, VSO	not recommended ⁽⁵⁾	suitable			

Notes

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

TDA9991HL

DATA SHEET STATUS

DATA SHEET STATUS(1)	PRODUCT STATUS ⁽²⁾	DEFINITIONS				
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.				
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.				
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.				

Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

TDA9991HL

NOTES

TDA9991HL

NOTES

Philips Semiconductors – a worldwide company

Argentina: see South America

Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140, Tel. +61 2 9704 8141, Fax. +61 2 9704 8139 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213,

Tel. +43 1 60 101 1248. Fax. +43 1 60 101 1210

Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773

Belgium: see The Netherlands Brazil: see South America

Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor,

51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 68 9211, Fax. +359 2 68 9102

Canada: PHILIPS SEMICONDUCTORS/COMPONENTS,

Tel. +1 800 234 7381, Fax. +1 800 943 0087

China/Hong Kong: 501 Hong Kong Industrial Technology Centre,

72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700

Colombia: see South America Czech Republic: see Austria

Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V,

Tel. +45 33 29 3333, Fax. +45 33 29 3905 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615 800, Fax. +358 9 6158 0920

France: 7 - 9 Rue du Mont Valérien, BP317, 92156 SURESNES Cedex,

Tel. +33 1 4728 6600, Fax. +33 1 4728 6638

Germany: Hammerbrookstraße 69, D-20097 HAMBURG,

Tel. +49 40 2353 60, Fax. +49 40 2353 6300

Hungary: Philips Hungary Ltd., H-1119 Budapest, Fehervari ut 84/A,

Tel: +36 1 382 1700, Fax: +36 1 382 1800

India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025,

Tel. +91 22 493 8541, Fax. +91 22 493 0966

Indonesia: PT Philips Development Corporation, Semiconductors Division. Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510,

Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080

Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200

Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007

Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23 - 20052 MONZA (MI),

Tel. +39 039 203 6838. Fax +39 039 203 6800

Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057

Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL,

Tel. +82 2 709 1412, Fax. +82 2 709 1415

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR,

Tel. +60 3 750 5214, Fax. +60 3 757 4880

Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,

Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087

Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,

Tel. +31 40 27 82785, Fax. +31 40 27 88399

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160, Fax. +64 9 849 7811

Norway: Box 1, Manglerud 0612, OSLO. Tel. +47 22 74 8000, Fax. +47 22 74 8341

Pakistan: see Singapore

Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474

Poland: Al.Jerozolimskie 195 B, 02-222 WARSAW, Tel. +48 22 5710 000, Fax. +48 22 5710 001

Portugal: see Spain

Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW,

Tel. +7 095 755 6918, Fax. +7 095 755 6919

Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762,

Tel. +65 350 2538, Fax. +65 251 6500

Slovakia: see Austria Slovenia: see Italy

South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,

2092 JOHANNESBURG, P.O. Box 58088 Newville 2114,

Tel. +27 11 471 5401, Fax. +27 11 471 5398 South America: Al. Vicente Pinzon, 173, 6th floor,

04547-130 SÃO PAULO, SP. Brazil. Tel. +55 11 821 2333. Fax. +55 11 821 2382

Spain: Balmes 22, 08007 BARCELONA Tel. +34 93 301 6312, Fax. +34 93 301 4107

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 5985 2000, Fax. +46 8 5985 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,

Tel. +41 1 488 2741 Fax. +41 1 488 3263

Taiwan: Philips Semiconductors, 5F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 2 2134 2451, Fax. +886 2 2134 2874

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.

60/14 MOO 11, Bangna Trad Road KM. 3, Bagna, BANGKOK 10260,

Tel. +66 2 361 7910, Fax. +66 2 398 3447

Turkey: Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 28 81260 Umraniye,

ISTANBUL, Tel. +90 216 522 1500, Fax. +90 216 522 1813

Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7,

252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 208 730 5000, Fax. +44 208 754 8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,

Tel. +1 800 234 7381, Fax. +1 800 943 0087

Uruguay: see South America Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,

Tel. +381 11 3341 299, Fax.+381 11 3342 553

Internet: http://www.semiconductors.philips.com

For all other countries apply to: Philips Semiconductors,

Marketing Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN,

The Netherlands, Fax. +31 40 27 24825

© Philips Electronics N.V. 2001 SCA72

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

753504/03/pp24

Date of release: 2001 May 29

Document order number: 9397 750 08187

Let's make things better.





