QLUS2280-PT280C Device Data Sheet

••••• Utopia Level 2 Slave Bridge

1.0 Utopia Level 2 (L2) Bridge Features

- Implements two Utopia L2 Slaves providing a solution to bridge Utopia Master devices
- Compliant with ATM-Forum af-phy-0039.000, June 1995
- Single PHY
- Meets 50MHz performance offering up to 400Mbps cell rate transfers
- Single chip solution for improved system integration
- Support cell level transfer mode
- Cell and clock rate decoupling with on chip FIFOs
- Up to 1.5 KByte of on chip FIFO per data direction
- Integrated management interface and built-in errored cell discard
- ATM Cell size programmable via external pins from 16 to 128 bytes
- Optional Utopia parity generation/checking enable/disable via external pin
- Built in JTAG port (IEEE1149 compliant)
- Simulation model available for system level verification (Contact Quicklogic for details)
- Solution also available as flexible Soft-IP core, delivered with a full device modelization and verification testbenches



2.0 Utopia Overview

The Utopia (Universal Test & Operations PHY Interface for ATM) interface is defined by the ATM Forum to provide a standard interface between ATM devices and ATM PHY or SAR (Segmentation And Re-assembly) devices.



Figure 1: Utopia Reference Model

The Utopia Standard defines a full duplex bus interface with a Master/Slave paradigm. The Slave interface responds to the requests from the Master. The Master performs PHY arbitration and initiates data transfers to and from the Slave device.

The ATM forum has standardized the Utopia Levels 1 (L1) to 3 (L3). Each level extends the maximum supported interface speed from OC3, 155Mbps (L1) over OC12, 622Mbps (L2) to 3.2Gbit/s (L3).

The following Table 1 gives an overview of the main differences in these three levels.

| Utopia Level | Interface Width | Max. Interface Speed | Maximum Throughput |
|--------------|-----------------|----------------------|-------------------------------|
| 1 | 8-bit | 25 MHz | 200 Mbps (typ. OC3 155 Mbps) |
| 2 | 8-bit, 16-bit | 50 MHz | 800 Mbps (typ. OC12 622 Mbps) |
| 3 | 8-bit, 32-bit | 104 MHz | 3.2 Gbps (typ. OC48 2.5 Gbps) |

Table 1: Utopia Level Differences

Utopia Level 1 implements an 8-bit interface running at up to 25MHz. Level 2 adds a 16 Bit interface and increases the speed to 50MHz. Level 3 extends the interface further by a 32 Bit word-size and speeds up to 104MHz providing rates up to 3.2 Gbit/s over the interface.

In addition to the differences in throughput, Utopia Level 2 uses a shared bus offering to physically share a single interface bus between one master and up to 31 slave devices (Multi-PHY or MPHY operation). This allows the implementation of aggregation units that

multiplex several slave devices to a single Master device. The Level 1 and Level 3 are pointto-point only, whereas Level 1 has no notion of multiple slaves. Level 3 still has the notion of multiple slaves, but they must be implemented in a single physical device connected to the Utopia Interface.

3.0 Utopia Slave/Slave Bridge Application

As it is not possible to connect two Master devices together, the Slave/Slave Bridge provides the necessary interfaces to convey between two Master devices as shown in Figure 2.



Figure 2: Utopia Slave Bridge

The Bridge automatically transfers data as soon as it becomes available from one side to the other. Internal asynchronous FIFOs enable independent clock domains for each interface.

4.0 Application



Figure 3: Slave/Slave Bridge connecting two Master Devices

Data flows from the Bridge's TX Ports to the corresponding RX Ports on the other side of the bridge.

5.0 Core Pinout

On the Utopia interfaces, the Core implements all the required Utopia signals and provides all the Utopia optional signals (Indicated by an 'O' in the following tables). The optional Utopia signals are activated during the Core configuration and inactive Utopia signals should be left unconnected (Outputs) or tied to a zero logic level (inputs) as specified in the following Tables.

In addition to the Utopia Interface signals, error indication signals are available for error monitoring or statistics. An error indication always shows that a cell has been discarded by the bridge. Possible errors are parity or cell-length errors on the receive interface of the corresponding Utopia Interfaces.

All Utopia interfaces work in the same transfer mode (cell level). A mix is not possible.

To identify the sides of the core the notion "WEST" and "EAST" for the corresponding interfaces will be used.



Figure 4: Utopia Level 3 Slave/Slave Bridge Top Entity

5.1 Signal Descriptions

Table 2: Global Signal

| Pin | Mode | Description |
|-------|------|------------------------|
| reset | In | Active high chip reset |

| Pin | Mode | Description |
|-------------------|------|---|
| wtx_err | Out | Transmit error indication on west interface. When driven high, indicates that an errored cell (Wrong parity or wrong length) was received from the device connected to the west interface and is discarded. |
| wtx_err_stat(1:0) | Out | Transmit error status information for west interface. When wtx_err is driven, indicates the error status of the discarded cell: wtx_err_stat(0) : When set to '1' indicates that a cell is discarded because of a parity error. wtx_err_stat(1) : When set to '1' indicates that a cell is discarded because it has a wrong length (Consecutive assertion of ut_tx_soc on the Utopia interface within less than a complete cell time). |
| etx_err | Out | Transmit error indication on east interface. When driven high, indicates that an errored cell (Wrong parity or wrong length) was received from the device connected to the east interface side. |
| etx_err_stat(1:0) | Out | Transmit error status information for east receive interface. When etx_err is driven, indicates the error status of the discarded cell: ex_err_stat(0) : When set to '1' indicates that a cell is discarded because of a parity error. etx_err_stat(1) : When set to '1' indicates that a cell is discarded because it has a wrong length (Consecutive assertion of ut_tx_soc on the Utopia interface within less than a complete cell time). |

Table 3: Device Management Interface

NOTE: wtx_.. signals are sampled with west transmit clock (wtxclk). etx_.. signals are sampled with west receive clock (wrxclk).

| Pin | Mode | Description | |
|------------------|------|---|--|
| wtxclk | In | 50MHz transmit byte clock. The Core samples all Utopia Transmit signals on txclk rising edge. | |
| wtxdata[7:0] | In | Transmit data bus. | |
| wtxprty | In | Transmit data bus parity. Standard odd or non-standard even parity can be optionally checked by the connected Slave. When the parity check is disabled during the Core configuration, or not used in the design, the pin txprty should be tied to '0'. | |
| wtxsoc | In | Transmit start of cell. Asserted by the Master to indicate that the current word is the first word of a cell. | |
| wtxenb | In | Active low transmit data transfer enable. | |
| wtxclav[0] | Out | Cell buffer available. Asserted in octet level transfers to indicate to the Master that the FIFO is almost full (Active low) or, in cell level transfers, to indicate to the Master that the PHY port FIFO has space to accept one cell. | |
| wtxclav[3:1] (O) | Out | Extra FIFO Full / Cell buffer available. In MPHY mode and when direct status indication is selected during the Core configuration, one txclav signal is implemented per PHY port. The maximum number of clav signals is limited to four. | |
| wtxaddr[4:0] | In | Utopia transmit address. When the Core operates in MPHY mode, address bus used during polling and slave port selection. Bit 4 is the MSB. txaddr(4:0) becomes optional (And should be left open) when the Core does not operate in MPHY mode. | |

NOTE: (O) indicates optional signals.

| Pin | Mode | Description | |
|------------------|------|---|--|
| wrxclk | In | 50MHz receive byte clock. The Core samples all Utopia Receive signals on rxclk rising edge. | |
| wrxdata[7:0] | Out | Receive data bus. | |
| wrxprty (O) | Out | Receive data bus parity. Standard odd or non standard even parity can be optionally generated by the Utopia Slave Core. When the parity generation is disabled during the Core configuration, the pin rxprty can be let unconnected. | |
| wrxsoc | Out | Receive start of cell. Asserted to indicate that the current word is the first word of a cell. | |
| wrxenb | In | Active low transmit data transfer enable. | |
| wrxclav[0] | Out | Cell buffer available. Asserted in octet level transfers to indicate to the Master that the FIFO is almost empty (Active low) or, in cell level transfers, to indicate to the Master that the PHY port FIFO has space one cell available in the FIFO. | |
| wrxclav[3:1] (O) | Out | Extra FIFO Full / Cell buffer available. In MPHY mode and when direct status indication is selected, one rxclav signal is implemented per PHY port. The maximum number of clav signals is limited to four. | |
| wrxaddr(4:0) | In | Utopia receive address. When the Core operates in MPHY mode, address bus used during polling and slave port selection. Bit 4 is the MSB.txaddr(4:0) becomes optional (And should be left open) when the Core does not operate in MPHY mode. | |

Table 5: West Utopia Slave Receive Interface

Table 6: East Utopia Slave Transmit Interface

| Pin | Mode | Description |
|------------------|------|---|
| etxclk | In | 50MHz transmit byte clock. The Core samples all Utopia Transmit signals on txclk rising edge. |
| etxdata[7:0] | In | Transmit data bus. |
| etxprty | In | Transmit data bus parity. Standard odd or non-standard even parity can be optionally checked by the connected Slave. When the parity check is disabled during the Core configuration, or not used in the design, the pin txprty should be left open. |
| etxsoc | In | Transmit start of cell. Asserted by the Master to indicate that the current word is the first word of a cell. |
| etxenb | In | Active low transmit data transfer enable. |
| etxclav[0] | Out | Cell buffer available. Asserted in octet level transfers to indicate to the Master that the FIFO is almost full (Active low) or, in cell level transfers, to indicate to the Master that the PHY port FIFO has space to accept one cell. |
| etxclav[3:1] (O) | Out | Extra FIFO Full / Cell buffer available. In MPHY mode and when direct status indication is selected during the Core configuration, one txclav signal is implemented per PHY port. The maximum number of clav signals is limited to four. |
| etxaddr[4:0] | In | Utopia transmit address. When the Core operates in MPHY mode, address bus used during polling and slave port selection. Bit 4 is the MSB.txaddr(4:0) becomes optional (And should be left open) when the Core does not operate in MPHY mode. |

NOTE: (O) indicates optional signals.

•

| Pin | Mode | Description |
|-----------------|------|---|
| erxclk | In | 50MHz receive byte clock. The Core samples all Utopia Receive signals on rxclk rising edge. |
| erxdata[7:0] | Out | Receive data bus. |
| erxprty (O) | Out | Receive data bus parity. Standard odd or non standard even parity can be optionally generated by the Utopia Slave Core. When the parity generation is disabled during the Core configuration, the pin rxprty can be let unconnected. |
| erxsoc | Out | Receive start of cell. Asserted to indicate that the current word is the first word of a cell. |
| erxenb | In | Active low transmit data transfer enable. |
| erxclav[0] | Out | Cell buffer available. Asserted in octet level transfers to indicate to the Master that the FIFO is almost empty (Active low) or, in cell level transfers, to indicate to the Master that the PHY port FIFO has space one cell available in the FIFO. |
| rxclav[3:1] (O) | Out | Extra FIFO Full / Cell buffer available. In MPHY mode and when direct status indication is selected, one rxclav signal is implemented per PHY port. The maximum number of clav signals is limited to four. |
| erxaddr(4:0) | In | Utopia receive address. When the Core operates in MPHY mode, address bus used during polling and slave port selection. Bit 4 is the MSB. taddr(4:0) becomes optional (And should be left open) when the Core does not operate in MPHY mode. |

Table 7: East Utopia Slave Receive Interface

Table 8: Device Configuration Pins

| Pin | Mode | Description |
|---------------|------|---|
| prty_en | In | Enable parity checking on the Utopia interface. If disabled (tied to 0), the wrx_err_stat(0) signal can be ignored and left open and the rx parity input should be tied to 0. Also the tx parity pins can be left open. |
| cellsize[7:0] | In | Define cellsize: sets the size in bytes of a cell. Binary value to be set usually by board wiring. |

The configuration pins are not intended for change during operation. They are usually board wired to configure the device for operation.

6.0 Global Signal Distribution

The externally provided Utopia Transmit and Receive clocks are connected to global resources to provide low skew and fast chip level distribution. In both data directions, the two corresponding Utopia Interfaces are decoupled by asynchronous FIFOs.

Therefore each interface runs completely independently each at its own tx and rx clocks which typically are 50 MHz.

The Error indications of the two receive interfaces are always sampled within the west clock domains. The errors of the east tx (receiving) interface is available on the etx_err signal, which is handled using the west clock domain (wrxclk). The west tx (receiving) error is directly derived from the west tx block (wtxclk).



Figure 5: Slave/Slave Bridge Clock Distribution

7.0 Functional Description – Utopia Interface

The Utopia Bridge operates in single PHY mode. Therefore no address bus and only a single status pin (clav[0]) per direction is used on the interfaces.

7.1 Utopia Interface Single PHY Transmit Interface

The Transmit interface is controlled by the Master.

The transmit interface has data flowing in the same direction as the ATM enable ut_tx_enb. The ATM transmit block generates all output signals on the rising edge of the ut_txclk.

Transmit data is transferred from the Master to Slave via the following procedure. The Slave indicates it can accept data using the ut_txclav signal, then the Master drives data onto ut_txdat and asserts ut_txenb. The Slave controls the flow of data via the ut_txclav signal.

7.1.1 Cell Level Transfer – Single Cell

The Slave asserts $ut_txclav 1$ when it is capable of accepting the transfer of a whole cell. The Master asserts ut_txenb (Low) to indicates that it drives valid data to the Slave **2**. Together with the first octet of a cell, the Master device asserts ut_txsoc for one clock cycle **3**.

To ensure that the Master does not cause transmit overrun, the Slave deasserts ut_txclav at least 4 cycles before the end of a cell if it cannot accept the immediate transfer of the subsequent cell **4**.

The Master can pause the cell transfer by de-asserting ut_txenb $\mathbf{5}$. To complete the transfer to the Slave, the Master de-asserts ut_tx_enb $\mathbf{6}$.



Figure 6: Single Cell Transfer – Cell Level Transfer

7.1.2 Cell Level Transfer – Back to Back Cells

When, during a cell transfer, the Slave is able to receive a subsequent cell, the Master can keep ut_txenb asserted between two cells 1 and asserts ut_txsoc, to start a new cell transfer, immediately after the last octet of the previous cell 2.



Figure 7: Back to Back Cell Transfer – Cell Level Transfer

7.2 Utopia Interface Single PHY Receive Interface

The Receive interface is controlled by the Master. The receive interface has data flowing in the opposite direction to the Master enable ut_rxenb.

Receive data is transferred from the Slave to Master via the following procedure. The Slave indicates it has valid data, then the Master asserts ut_rxenb to read this data from the Slave. The Slave indicates valid data (thereby controlling the data flow) via the ut_rxclav signal.

7.2.1 Cell Level Transfer - Single Cell

The Slave asserts ut_rx_clav when it is ready to send a complete cell to the Master device **1**. The Master interface asserts ut_rxenb to start the cell transfer. The Slave samples ut_rxenb and starts driving data **2**. The Slave asserts ut_rxsoc together with the cell first word to indicate the start of a cell **3**.

The Master can pause a transfer by de-asserting ut_rxenb **4**. The Slave samples high ut_rxenb and stops driving data **5**. To resume the transfer, the Master re-asserts ut_rxenb **6**. The Slave samples low ut_rxenb and starts driving valid data **7**.

The Master drives ut_txenb high one before the expected end of the current cell if the Slave has no more cell to transfer **8**. The Slave de-asserts ut_rxclav to indicate that no new cell is available **9**.



Figure 8: Single Cell Transfer - Cell Level Transfer

7.2.2 Cell Level Transfer - Back to Back Cells

If the Master keeps ut_rxenb asserted at the end of a cell transfer **1** and if the Slave has a new cell to send, the Slave keeps ut_rxclav asserted **2** and immediately drives the new cell asserting ut_rxsoc to indicate the start of a new cell **3**.



Figure 9: Back to Back Cells Transfer - Cell Level Transfer

NOTE: If the Master keeps ut_rxenb asserted at the end of a packet and if the Slave does not have a new cell available, the Slave de-asserts ut_rxclav and the data of the bus ut_rxdat are invalid.

8.0 Core Management and Error Handling

On Egress, the Core is designed to handle and report Utopia errors such as Parity error or wrong cell length. Errored cells are discarded with an error status indication provided to the user PHY application.

When an errored cell is received on the Utopia interface, the Core discards the complete cell and provides a cell discard indication to the User PHY application (Signal $eg_err(n)$ asserted) **1** together with a cell discard status (Signal $eg_err_stat(1:0)$) **2**.

NOTE: eg_err is routed to the corresponding wtx_err and etx_err respectively (see Figure 4).



Figure 10: Cell Discard Indication

| Table 9: Error Status | Word | Bit Co | ding |
|-----------------------|------|--------|------|
|-----------------------|------|--------|------|

| Error Status Bit | Name | Description | |
|------------------|------------|---|--|
| 0 | PARITY_ERR | Valid when wtx/etx_err is asserted. If set to one indicates that a cell is discarded with a parity error decoded by the Core. | |
| 1 LENGTH_ERR | | Valid when wtx/etx_err is asserted. If set to one indicates that a cell is discarded with a cell length error detected on the Utopia interface. | |

The signals are sampled on the corresponding clocks from the west interface:

- etx_... sampled with wrxclk (west receive clock)
- wtx_... sampled with wtxclk (west transmit clock)

9.0 Complexity and Performance Summary

9.1 Timing Parameters Definition



Figure 11: Tco Timing Parameter Definition



Figure 12: Tsu Timing Parameter Definition

| Parameter | typ | Max | Unit |
|--------------------|-----|-----|------|
| tco | 7.5 | 6.5 | ns |
| tsu | 2.5 | 2.1 | ns |
| wrxclk | | 50 | MHz |
| wtxclk | | 50 | MHz |
| erxclk | | 50 | MHz |
| etxclk | | 50 | MHz |
| minimum reset time | 50 | | ns |

| Table 10: 8-Bit Utopia Interface | Timing Characteristics |
|----------------------------------|-------------------------------|
|----------------------------------|-------------------------------|

NOTE: Timing model "worst" case is used.

•

10.0 Device Pinout

10.1 Signals Overview

Table 11: Signals Overview Table

| Signals | Description | | | | |
|--|--|--|--|--|--|
| wrxclk, wrxclav, wrxenb*,wrxdat, wrxsoc | West Utopia Receive Interface | | | | |
| wtxclk, wtxclav, wtxenb*, wtxdata, wtxsoc | West Utopia Transmit Interface | | | | |
| wtx_err, wtx_err_stat | West Interface error indication (sampled with wtxclk) | | | | |
| | | | | | |
| erxclk, erxclav, erxenb*, erxdata, erxsoc | East Utopia Receive Interface | | | | |
| etxclk, etxclav, etxenb*, etxdata, etxsoc | East Utopia Transmit Interface | | | | |
| etx_err, etx_err_stat | East Interface error indication (sampled with wrxclk) | | | | |
| | | | | | |
| prty_en, cellsize | Configuration Pins to be board wired.Cellsize [0] Should be tied to GND. | | | | |
| reset | Active high device reset | | | | |
| | | | | | |
| GND | Ground | | | | |
| VCC | Device Power 2.5 V | | | | |
| clk(x) | unused clock inputs should be tied to GND | | | | |
| IOCTRL(x) | | | | | |
| VCCIO(x) | IO Power 3.3 V | | | | |
| INREF(x) | connect to GND | | | | |
| PLLRST(x) | connect to GND or VCC | | | | |
| PLLOUT(x) | connect to GND or VCC | | | | |
| VCCPLL(x) | | | | | |
| GNDPLL(x) | | | | | |
| TCK, TRSTB | JTAG signals. connect to GND | | | | |
| TMS, TDI | JTAG signals. connect to VCC | | | | |
| TDO | JTAG signal. leave open | | | | |
| iov | | | | | |
| nc | not connected. should be left open | | | | |

*: active low signal

NOTE: Unused Pins (data busses) in the following tables are to be handled like "nc".

10.2 280 Pin FPGBA (PT280) Device Diagram



EAST TX

Figure 13: PT280 bottom view

10.3 280 Pin FPBGA (PT280) Pinout Table

| PIN | Function | PIN | Function | PIN | Function | PIN | Function | PIN | Function |
|----------|-----------------|------|-------------|-------|-----------|-----|-----------------|------|------------|
| A1 | pllout(3) | D1 | N/C | G19 | N/C | N16 | N/C | U6 | inref(a) |
| A2 | gndpll(0) | D2 | N/C | H1 | N/C | N17 | N/C | U7 | N/C |
| A3 | etx_err | D3 | N/C | H2 | N/C | N18 | ioctrl(c) | U8 | N/C |
| A4 | etx_err_stat[0] | D4 | N/C | H3 | N/C | N19 | ioctrl(c) | U9 | vccio(a) |
| A5 | etx_err_stat[1] | D5 | N/C | H4 | N/C | P1 | N/C | U10 | erxclk |
| A6 | ioctrl(f) | D6 | cellsize[0] | H5 | VCC | P2 | N/C | U11 | vccio(b) |
| A7 | wtxclav[0] | D7 | prty_en | H15 | VCC | P3 | ioctrl(h) | U12 | N/C |
| A8 | wtxprty | D8 | reset | H16 | VCC | P4 | inref(h) | U13 | N/C |
| A9 | wtxenb | D9 | clk(8) | H17 | N/C | P5 | VCC | U14 | ioctrl(b) |
| A10 | wtxclk | D10 | wrxclav[0] | H18 | N/C | P15 | gnd | U15 | vccio(b) |
| A11 | wtxsoc | D11 | wrxprty | H19 | N/C | P16 | N/C | U16 | etxdat[5] |
| A12 | wtxdat[0] | D12 | wrxenb | J1 | N/C | P17 | N/C | U17 | tdo |
| A13 | wtxdat[1] | D13 | inref(e) | J2 | N/C | P18 | wtx_err | U18 | pllrst(2) |
| A14 | ioctrl(e) | D14 | WIXSOC | J3 | vccio(g) | P19 | wtx_err_stat[0] | U19 | etxprty |
| A15 | wtxdat[2] | D15 | wrxdat[0] | J4 | N/C | R1 | erxdat[7] | V1 | pllout(2) |
| A16 | wtxdat[3] | D16 | wrxdat[1] | J5 | gnd | R2 | N/C | V2 | gndpll(3) |
| A17 | wtxdat[4] | D17 | wrxdat[2] | J15 | VCC | R3 | vccio(h) | V3 | gnd |
| A18 | pllrst(1) | D18 | wrxdat[3] | J16 | N/C | R4 | N/C | V4 | erxprty |
| A19 | gnd | D19 | wrxdat[4] | J17 | vccio(d) | R5 | gnd | V5 | erxenb |
| B1 | pllrst(0) | E1 | cellsize[3] | J18 | N/C | R6 | gnd | V6 | ioctrl(a) |
| B2 | gnd | E2 | cellsize[2] | J19 | N/C | R7 | VCC | V7 | N/C |
| B3 | wtxdat[5] | E3 | vccio(g) | K1 | VCC | R8 | VCC | V8 | N/C |
| B4 | wtxdat[6] | E4 | cellsize[1] | K2 | tck | R9 | gnd | V9 | N/C |
| B5 | wtxdat[7] | E5 | gnd | K3 | N/C | R10 | gnd | V10 | clk(1) |
| B6 | inref(f) | E6 | VCC | K4 | N/C | R11 | VCC | V11 | clk(4) |
| B7 | N/C | E7 | VCC | K5 | gnd | R12 | VCC | V12 | N/C |
| B8 | N/C | E8 | VCC | K15 | gnd | R13 | VCC | V13 | N/C |
| B9 | tms | E9 | VCC | K16 | N/C | R14 | VCC | V14 | inref(b) |
| B10 | clk(6) | E10 | gnd | K17 | N/C | R15 | gnd | V15 | N/C |
| B11 | N/C | E11 | gnd | K18 | N/C | R16 | etxdat[3] | V16 | etxdat[6] |
| B12 | N/C | E12 | VCC | K19 | trstb | R17 | vccio(c) | V17 | etxdat[1] |
| B13 | ioctrl(e) | E13 | VCC | L1 | N/C | R18 | etxenb | V18 | gndpll(2) |
| B14 | N/C | E14 | gnd | L2 | N/C | R19 | wtx_err_stat[1] | V19 | gnd |
| B15 | N/C | E15 | gnd | L3 | vccio(h) | T1 | erxdat[2] | W1 | gnd |
| B16 | N/C | E16 | wrxdat[5] | L4 | N/C | T2 | erxdat[3] | W2 | pllrst(3) |
| B17 | vccpll(1) | E17 | vccio(d) | L5 | VCC | Т3 | erxdat[4] | W3 | nc |
| B18 | gndpll(1) | E18 | inref(d) | L15 | gnd | 14 | erxdat[5] | W4 | nc |
| B19 | pllout(0) | E19 | ioctri(d) | L16 | N/C | 15 | erxdat[6] | W5 | nc |
| C1 | N/C | F1 | inref(g) | L17 | VCCIO(C) | 16 | ioctri(a) | VV6 | erxclav[0] |
| <u> </u> | Vccpii(U) | FZ | loctri(g) | L18 | N/C | 17 | N/C | VV7 | N/C |
| C3 | N/C | F3 | Cellsize[5] | LI9 | N/C | 10 | N/C | VV8 | IN/C |
| 04 | | F4 | censize[4] | IVI I | N/C | T10 | N/C | W40 | |
| | ioctrl(f) | F15 | yru | M2 | N/C | T11 | | W/11 | N/C |
| C0 | N/C | F 10 | io strl(d) | IVI3 | N/C | T12 | | W(12 | N/C |
| C? | N/C | F17 | wrxdat[6] | M5 | N/C | T12 | N/C | W12 | N/C |
| C0 | Vccio(f) | F18 | wrxdat[7] | M15 | VCC | T1/ | N/C | W13 | ioctrl(b) |
| C10 | wryck | F10 | N/C | M16 | inref(c) | T15 | N/C | W15 | etxdat[10] |
| C11 | Vccio(e) | G1 | N/C | M17 | N/C | T16 | etxdat[4] | W16 | etxdat[7] |
| C12 | N/C | G2 | cellsize[7] | M18 | N/C | T17 | vccpll(2) | W17 | etxdat[2] |
| C13 | N/C | G3 | ioctrl(a) | M19 | N/C | T18 | etxsoc | W18 | etxdat[0] |
| C14 | N/C | G4 | cellsize[6] | N1 | ioctrl(h) | T19 | etxclav[0] | W19 | pllout(1) |
| C15 | vccio(e) | G5 | VCC | N2 | N/C | U1 | erxsoc | | p |
| C16 | N/C | G15 | VCC | N3 | N/C | U2 | erxdat[0] | | |
| C17 | N/C | G16 | N/C | N4 | N/C | U3 | vccpll(3) | | |
| C18 | N/C | G17 | N/C | N5 | VCC | U4 | erxdat[1] | | |
| C19 | N/C | G18 | N/C | N15 | VCC | U5 | vccio(a) | | |
| | 1 | | - | | 1 A A | | - 1- 7 | | |

Table 12: 280 Pin FPBGA (PT280) Pinout Table

11.0 References

• ATM Forum, Utopia Level 2, af-phy-0039.000

12.0 Contact

QuickLogic Corp.

- Tel : 408 990 4000 (US)
 - : + 44 1932 57 9011 (Europe)
 - : + 49 89 930 86 170 (Germany)
 - : + 852 8106 9091 (Asia)
 - : + 81 45 470 5525 (Japan)
- E-mail : info@quicklogic.com

Internet : <u>www.quicklogic.com</u>