

Micropower, 3V, 12-/16-Bit, 8-Channel 175ksps ADCs

FEATURES

- Sample Rate: 175ksps
- 16-Bit No Missing Codes and ±3LSB Max INL
- 8-Channel Multiplexer with: Single Ended or Differential Inputs and Unipolar or Bipolar Conversion Modes
- SPI/MICROWIRETM Serial I/O
- 2.7V Guaranteed Supply Voltage
- Pin Compatible with LTC1863/LTC1867
- True Differential Inputs
- On-Chip or External Reference
- Low Power: 750μA at 175ksps, 300μA at 50ksps
- Sleep Mode
- Automatic Nap Mode Between Conversions
- 16-Pin Narrow SSOP Package

APPLICATIONS

- Industrial Process Control
- High Speed Data Acquisition
- Battery Operated Systems
- Multiplexed Data Acquisition Systems
- Imaging Systems

DESCRIPTION

The LTC®1863L/LTC1867L are pin compatible, 8-channel 12-/16-bit A/D converters with serial I/O and an internal reference.


The 8-channel input multiplexer can be configured for either single-ended or differential inputs and unipolar or bipolar conversions (or combinations thereof). The ADCs convert 0V to 2.5V unipolar inputs or ± 1.25 V bipolar inputs. The ADCs typically draw only 750μ A from a single 2.7V supply. The automatic nap and sleep modes benefit power sensitive applications.

The LTC1867L's DC performance is outstanding with a ± 3 LSB INL specification and 16-bit no missing codes over temperature.


Housed in a compact, narrow 16-pin SSOP package, the LTC1863L/LTC1867L can be used in space-sensitive as well as low power applications.

7, LTC and LT are registered trademarks of Linear Technology Corporation.
All other trademarks are the property of their respective owners.

BLOCK DIAGRAM



Integral Nonlinearity vs Output Code (LTC1867L)







ABSOLUTE MAXIMUM RATINGS

(Notes 1, 2)

Supply Voltage (V _{DD}) –0.3V to 6V
Analog Input Voltage
CH0-CH7/COM (Note 3) $-0.3V$ to $(V_{DD} + 0.3V)$
V_{REF} , REFCOMP (Note 4)0.3V to (V_{DD} + 0.3V)
Digital Input Voltage (SDI, SCK, CS/CONV)
(Note 4)0.3V to 10V
Digital Output Voltage (SD0) $-0.3V$ to $(V_{DD} + 0.3V)$
Power Dissipation
Operating Temperature Range
LTC1863LC/LTC1867LC/LTC1867LAC 0°C to 70°C
LTC1863LI/LTC1867LI/LTC1867LAI40°C to 85°C
Storage Temperature Range65°C to 150°C
Lead Temperature (Soldering, 10 sec) 300°C

PACKAGE/ORDER INFORMATION

TOP VIEW CH0 1 16 V _{DD} CH1 2 15 GND CH2 3 14 SDI CH3 4 13 SDO CH4 5 12 SCK CH5 6 11 CS/CONV CH6 7 10 V _{REF} CH7/COM 8 GN PACKAGE 16-LEAD NARROW PLASTIC SSOP	ORDER PART NUMBER LTC1863LCGN LTC1863LIGN LTC1867LCGN LTC1867LIGN LTC1867LACGN LTC1867LAIGN	GN PART MARKING* 1863L 1863LI 1867L
T _{JMAX} = 110°C, θ _{JA} = 95°C/W		

Order Options Tape and Reel: Add #TR

Lead Free: Add #PBF Lead Free Tape and Reel: Add #TRPBF Lead Free Part Marking: http://www.linear.com/leadfree/

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade for the 1867L is identified by a label on the shipping container.

CONVERTER CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25 \,^{\circ}\text{C}$. $V_{DD} = 2.7V$, external $V_{REF} = 1.25V$ (Notes 5, 6)

				LTC1863	L		LTC1867	L	LTC1867LA			
PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Resolution		•	12			16			16			Bits
No Missing Codes		•	12			15			16			Bits
Integral Linearity Error	Unipolar (Note 7) Bipolar	•			±1 ±1			±4 ±4			±3 ±3	LSB LSB
Differential Linearity Error		•			±1	-2			-1			LSB
Transition Noise				0.1			1.6			1.6		LSB _{RMS}
Offset Error	Unipolar (Note 8) Bipolar	•			±3 ±4			±32 ±64			±32 ±64	LSB LSB
Offset Error Match	Unipolar Bipolar				±1 ±1			±4 ±4			±3 ±3	LSB LSB
Offset Error Drift				±0.5			±0.5			±0.5		ppm/°C
Gain Error	Unipolar Bipolar				±6 ±6			±96 ±96			±64 ±64	LSB LSB
Gain Error Match	Unipolar Bipolar				±1 ±1			±4 ±4			±3 ±3	LSB LSB
Gain Error Tempco	Internal Reference External Reference			±20 ±3			±20 ±3			±20 ±3		ppm/°C ppm/°C
Power Supply Sensitivity	$V_{DD} = 2.7V - 3.6V$			±1			±3			±3		LSB

DYNAMIC ACCURACY $V_{DD} = 3V$, external $V_{REF} = 1.25V$ (Note 5)

			LTC1863L		LTC1867L/LTC1867LA				
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
SNR	Signal-to-Noise Ratio	1kHz Input Signal		73.1			83.7		dB
S/(N+D)	Signal-to-(Noise + Distortion) Ratio	1kHz Input Signal	73			83.1			dB



DYNAMIC ACCURACY $V_{DD} = 3V$, external $V_{REF} = 1.25V$ (Note 5)

			LTC1863L			LTC18			
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
THD	Total Harmonic Distortion	1kHz Input Signal, Up to 5th Harmonic		-91.8			-92.3		dB
	Peak Harmonic or Spurious Noise	1kHz Input Signal	-94.8			-95.1			dB
	Channel-to-Channel Isolation	100kHz Input Signal	-100			-112			dB
	Full Power Bandwidth	-3dB Point	1.25			1.25			MHz

ANALOG INPUT The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25$ °C. (Note 5)

				LTC1863L			
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
	Analog Input Range	Unipolar Mode (Note 9) Bipolar Mode	•		0 to 2.5 ±1.25		V
C _{IN}	Analog Input Capacitance for CH0 to CH7/COM	Between Conversions (Sample Mode) During Conversions (Hold Mode)			32 4		pF pF
t _{ACQ}	Sample-and-Hold Acquisition Time		•	2.01	1.68		μS
	Input Leakage Current	On Channels, CHX = 0V or V _{DD}	•			±1	μΑ

INTERNAL REFERENCE CHARACTERISTICS (Note 5)

		LTC1863L/LTC1867L/LTC1867LA			
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V _{REF} Output Voltage	I _{OUT} = 0	1.235	1.25	1.265	V
V _{REF} Output Tempco	I _{OUT} = 0		±20		ppm/°C
V _{REF} Line Regulation	$2.7V \le V_{DD} \le 3.6V$		0.3		mV/V
V _{REF} Output Resistance	I _{OUT} ≤0.1mA		3		kΩ
REFCOMP Output Voltage	I _{OUT} = 0		2.5		V

DIGITAL INPUTS AND DIGITAL OUTPUTS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. (Note 5)

				LTC1863L/	LTC1863L/LTC1867L/LTC1867LA		
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V_{IH}	High Level Input Voltage	V _{DD} = 3.6V	•	1.9			V
V_{IL}	Low Level Input Voltage	V _{DD} = 2.7V	•			0.45	V
I _{IN}	Digital Input Current	V _{IN} = 0V to V _{DD}	D			±10	μΑ
C _{IN}	Digital Input Capacitance				2		pF
V _{OH}	High Level Output Voltage (SDO)	$V_{DD} = 2.7V, I_0 = -10\mu A$ $V_{DD} = 2.7V, I_0 = -200\mu A$	•	2.3	2.68 2.65		V
V _{OL}	Low Level Output Voltage (SDO)	$V_{DD} = 2.7V, I_0 = 160\mu A$ $V_{DD} = 2.7V, I_0 = 1.6mA$	•		0.05 0.15	0.4	V
I _{SOURCE}	Output Source Current	SDO = 0V			-9.7		mA
I _{SINK}	Output Sink Current	SDO = V _{DD}			6		mA
	Hi-Z Output Leakage Hi-Z Output Capacitance	$\overline{\text{CS}}/\text{CONV} = \text{High, SDO} = \text{OV or V}_{\text{DD}}$ $\overline{\text{CS}}/\text{CONV} = \text{High (Note 10)}$	•			±10 15	μA pF
	Data Format	Unipolar Bipolar			Straight Bina o's Complen	, ,	



POWER REQUIREMENTS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V_{DD}	Supply Voltage	(Note 9)		2.7		3.6	V
I _{DD}	Supply Current	f _{SAMPLE} = 175ksps, Internal REF NAP Mode SLEEP Mode	•		0.75 170 0.2	1	mA μA μA
P _{DISS}	Power Dissipation	f _{SAMPLE} = 175ksps	•		2	2.7	mW

TIMING CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. (Note 5)

				LTC1863L	LTC1863L/LTC1867L/LTC1867LA		
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
f _{SAMPLE}	Maximum Sampling Frequency		•	175			kHz
t _{CONV}	Conversion Time		•		3.2	3.7	μS
t _{ACQ}	Acquisition Time		•	2.01	1.68		μS
f _{SCK}	SCK Frequency					20	MHz
t ₁	CS/CONV High Time	Short CS/CONV Pulse Mode	•	40	100		ns
t ₂	SDO Valid After SCK↓	C _L = 25pF (Note 11)	•		22	47	ns
$\overline{t_3}$	SDO Valid Hold Time After SCK↓	C _L = 25pF	•	5	17		ns
t ₄	SDO Valid After CS/CONV↓	C _L = 25pF	•		20	40	ns
$\overline{t_5}$	SDI Setup Time Before SCK↑		•	15	-6		ns
$\overline{t_6}$	SDI Hold Time After SCK↑		•	15	6		ns
t ₇	SLEEP Mode Wake-Up Time	$C_{REFCOMP} = 10\mu F$, $C_{VREF} = 2.2\mu F$			80		ms
t ₈	Bus Relinquish Time After CS/CONV↑	C _L = 25pF	•		30	50	ns

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: All voltage values are with respect to GND (unless otherwise noted).

Note 3: When these pin voltages are taken below GND or above V_{DD} , they will be clamped by internal diodes. This product can handle input currents of greater than 100mA without latchup.

Note 4: When these pin voltages are taken below GND, they will be clamped by internal diodes. This product can handle input currents of greater than 100mA below GND without latchup. These pins are not clamped to V_{DD} .

Note 5: $V_{DD} = 2.7V$, $f_{SAMPLE} = 175$ ksps and $f_{SCK} = 20$ MHz at 25°C, $t_r = t_f = 5$ ns and $V_{IN}^- = 1.25V$ for bipolar mode unless otherwise specified.

Note 6: Linearity, offset and gain error specifications apply for both unipolar and bipolar modes. The INL and DNL are tested in bipolar mode.

Note 7: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

Note 8: Unipolar offset is the offset voltage measured from +1/2LSB when the output code flickers between 0000 0000 0000 0000 and 0000 0000 0001 for LTC1867L and between 0000 0000 0000 and 0000 0000 0001 for LTC1863L. Bipolar offset is the offset voltage measured from -1/2LSB when output code flickers between 0000 0000 0000 0000 and 1111 1111 1111 1111 for LTC1867L, and between 0000 0000 0000 0000 and 1111 1111 1111 1111 for LTC1863L.

Note 9: Recommended operating conditions. The input range of ± 1.25 V for bipolar mode is measured with respect to $V_{IN}^- = 1.25$ V. For unipolar mode, common mode input range is 0V to V_{DD} for the positive input and 0V to 1.5V for the negative input. For bipolar mode, common mode input range is 0V to V_{DD} for both positive and negative inputs.


Note 10: Guaranteed by design, not subject to test.

Note 11: t_2 of 47ns maximum allows f_{SCK} up to 10MHz for rising capture with 50% duty cycle and f_{SCK} up to 20MHz for falling capture (with 3ns setup time for the receiving logic).


LINEAR TECHNOLOGY

TYPICAL PERFORMANCE CHARACTERISTICS (LTC1867L)


Integral Nonlinearity vs Output Code




Differential Nonlinearity vs Output Code




4096 Points FFT Plot (V_{DD} = 2.7V, Internal REF)




4096 Points FFT Plot $(V_{DD} = 3V, REFCOMP = Ext 3V)$




Crosstalk vs Input Frequency




Signal-to-(Noise + Distortion) **Ratio vs Input Frequency**




Total Harmonic Distortion vs Input Frequency



Power Supply Feedthrough vs Ripple Frequency





Supply Current vs f_{SAMPLE} (LTC1863L/LTC1867L)








TYPICAL PERFORMANCE CHARACTERISTICS (LTC1863L/LTC1867L)






















PIN FUNCTIONS

CHO-CH7/COM (Pins 1-8): Analog Input Pins. Analog inputs must be free of noise with respect to GND. CH7/ COM can be either a separate channel or the common minus input for the other channels. Unused channels should be tied to ground.

REFCOMP (Pin 9): Reference Buffer Output Pin. Bypass to GND with 10µF tantalum capacitor in parallel with 0.1µF ceramic capacitor (2.5V Nominal). To overdrive REFCOMP, tie V_{RFF} to GND.

V_{RFF} (**Pin 10**): 1.25V Reference Output. This pin can also be used as an external reference buffer input for improved accuracy and drift. Bypass to GND with 2.2µF tantalum capacitor in parallel with 0.1µF ceramic capacitor.

CS/CONV (Pin 11): This input provides the dual function of initiating conversions on the ADC and also frames the serial data transfer.

SCK (Pin 12): Shift Clock. This clock synchronizes the serial data transfer.


SDO (Pin 13): Digital Data Output. The A/D conversion result is shifted out of this output. Straight binary format for unipolar mode and two's complement format for bipolar mode.

SDI (Pin 14): Digital Data Input Pin. The A/D configuration word is shifted into this input.

GND (Pin 15): Analog and Digital GND.


V_{DD} (**Pin 16**): Analog and Digital Power Supply. Bypass to GND with 10µF tantalum capacitor in parallel with 0.1µF ceramic capacitor.


TYPICAL CONNECTION DIAGRAM



TEST CIRCUITS


Load Circuits for Access Timing





(a) Hi-Z to v_{OH} and v_{OL} to v_{OH} (B) Hi-Z TO VOL AND VOH TO VOL 1863L7L TC01







(B) V_{OL} TO Hi-Z


Load Circuits for Output Float Delay





TIMING DIAGRAMS














APPLICATIONS INFORMATION

Overview

The LTC1863L/LTC1867L are complete, low power, multiplexed ADCs. They consist of a 12-/16-bit, 175ksps capacitive successive approximation A/D converter, a precision internal reference, a configurable 8-channel analog input multiplexer (MUX) and a serial port for data transfer.

Conversions are started by a rising edge on the $\overline{\text{CS}}/\text{CONV}$ input. Once a conversion cycle has begun, it cannot be restarted. Between conversions, the ADCs receive an input word for channel selection and output the conversion result, and the analog input is acquired in preparation for the next conversion. In the acquire phase, a minimum time of 2.01 μ s will provide enough time for the sample-and-hold capacitors to acquire the analog signal.

During the conversion, the internal differential 16-bit capacitive DAC output is sequenced by the SAR from the most significant bit (MSB) to the least significant bit (LSB). The input is successively compared with the binary weighted charges supplied by the differential capacitive DAC. Bit decisions are made by a low power, differential comparator that rejects common mode noise. At the end of a conversion, the DAC output balances the analog input. The SAR content (a 12-/16-bit data word) that represents the analog input is loaded into the 12-/16-bit output latches.

LINEAR

Analog Input Multiplexer

The analog input multiplexer is controlled by a 7-bit input data word. The input data word is defined as follows:

SD OS S1 S0 COM UNI SLP

SD = SINGLE/DIFFERENTIAL BIT

OS = ODD/SIGN BIT

S1 = ADDRESS SELECT BIT 1


S0 = ADDRESS SELECT BIT 0


COM = CH7/COM CONFIGURATION BIT

UNI = UNIPOLAR/BIPOLAR BIT


SLP = SLEEP MODE BIT


Examples of Multiplexer Options






Combinations of Differential





Changing the MUX Assignment "On the Fly"



Tables 1 and 2 show the configurations when COM = 0, and COM = 1.

Table 1. Channel Configuration (When COM = 0, CH7/COM Pin Is Used as CH7)

					Channal C	antiguration
SD	OS	S 1	SO	СОМ	"+"	onfiguration "_"
0	0	0	0	0	CH0	CH1
0	0	0	1	0	CH2	CH3
0	0	1	0	0	CH4	CH5
0	0	1	1	0	CH6	CH7
0	1	0	0	0	CH1	CH0
0	1	0	1	0	CH3	CH2
0	1	1	0	0	CH5	CH4
0	1	1	1	0	CH7	CH6
1	0	0	0	0	CH0	GND
1	0	0	1	0	CH2	GND
1	0	1	0	0	CH4	GND
1	0	1	1	0	CH6	GND
1	1	0	0	0	CH1	GND
1	1	0	1	0	CH3	GND
1	1	1	0	0	CH5	GND
1	1	1	1	0	CH7	GND

Table 2. Channel Configuration (When COM = 1, CH7/COM Pin Is Used as COMMON)

					Channel Configuration				
SD	08	\$1	S 0	COM	"+"	"_"			
1	0	0	0	1	CH0	CH7/COM			
1	0	0	1	1	CH2	CH7/COM			
1	0	1	0	1	CH4	CH7/COM			
1	0	1	1	1	CH6	CH7/COM			
1	1	0	0	1	CH1	CH7/COM			
1	1	0	1	1	CH3	CH7/COM			
1	1	1	0	1	CH5	CH7/COM			
						19621716			



Driving the Analog Inputs

The analog inputs of the LTC1863L/LTC1867L are easy to drive. Each of the analog inputs can be used as a singleended input relative to the GND pin (CHO-GND, CH1-GND, etc) or in pairs (CHO and CH1, CH2 and CH3, CH4 and CH5, CH6 and CH7) for differential inputs. In addition, CH7 can act as a COM pin for both single-ended and differential modes if the COM bit in the input word is high. Regardless of the MUX configuration, the "+" and "-" inputs are sampled at the same instant. Any unwanted signal that is common mode to both inputs will be reduced by the common mode rejection of the sample-and-hold circuit. The inputs draw only one small current spike while charging the sample-and-hold capacitors during the acquire mode. In conversion mode, the analog inputs draw only a small leakage current. If the source impedance of the driving circuit is low then the LTC1863L/LTC1867L inputs can be driven directly. More acquisition time should be allowed for a higher impedance source.

The following list is a summary of the op amps that are suitable for driving the LTC1863L/LTC1867L. More detailed information is available in the Linear Technology data books or Linear Technology website.

LT®1468: 90MHz, 22V/µs 16-bit accurate amplifier

LT1469: Dual LT1468

LT1490A/LT1491A: Dual/quad micropower amplifiers, $50\mu A$ /amplifier max, $500\mu V$ offset, common mode range extends 44V above V⁻ independent of V⁺, 3V, 5V and $\pm 15V$ supplies.

LT1568: Very low noise, active RC filter building block, cutoff frequency up to 10MHz, 2.7V to ±5V supplies.




Figure 1a. Optional RC Input Filtering for Single-Ended Input

LT1638/LT1639: Dual/quad 1.2MHz, 0.4V/ μ s amplifiers, 230 μ A per amplifier, 3V, 5V and \pm 15V supplies.

LT1881/LT1882: Dual and quad, 200pA bias current, rail-to-rail output op amps, up to ±15V supplies.

LTC1992-2: Gain of 2 fully differential input/output amplifier/driver, 2.5mV offset, C_{LOAD} stable, 2.7V to ± 5 V supplies.

LT1995: 30MHz, $1000V/\mu s$ gain selectable amplifier, pin configurable as a difference amplifier, inverting and noninverting amplifier, $\pm 2.5V$ to $\pm 15V$ supplies.

LTC6912: Dual programmable gain amplifiers with SPI serial interface, 2mV offset, 2.7V to ±5V supplies.

LTC6915: Zero drift, instrumentation amplifier with SPI programmable gain, 125dB CMRR, 0.1% gain accuracy, $10\mu V$ offset.

Input Filtering

The noise and the distortion of the input amplifier and other circuitry must be considered since they will add to the LTC1863L/LTC1867L noise and distortion. Noisy input circuitry should be filtered prior to the analog inputs to minimize noise. A simple 1-pole RC filter is sufficient for many applications. For instance, Figure 1 shows a 50Ω source resistor and a 2000pF capacitor to ground on the input will limit the input bandwidth to 1.6MHz. The source impedance has to be kept low to avoid gain error and degradation in the AC performance. The capacitor also acts as a charge reservoir for the input sample-and-hold and isolates the ADC input from sampling glitch sensitive circuitry. High quality capacitors and resistors should be




Figure 1b. Optional RC Input Filtering for Differential Inputs



used since these components can add distortion. NPO and silver mica type dielectric capacitors have excellent linearity. Carbon surface mount resistors can also generate distortion from self heating and from damage that may occur during soldering. Metal film surface mount resistors are much less susceptible to both problems.

DC Performance

One way of measuring the transition noise associated with a high resolution ADC is to use a technique where a DC signal is applied to the input of the ADC and the resulting output codes are collected over a large number of conversions. For example, in Figure 2 the distribution of output codes is shown for a DC input that had been digitized 4096 times. The distribution is Gaussian and the RMS code transition noise is about 1.6LSB.




Figure 2. LTC1867L Histogram for 4096 Conversions

Dynamic Performance

FFT (Fast Fourier Transform) test techniques are used to test the ADC's frequency response, distortion and noise at the rated throughput. By applying a low distortion sine wave and analyzing the digital output using an FFT algorithm, the ADC's spectral content can be examined for frequencies outside the fundamental.

Signal-to-Noise Ratio

The Signal-to-Noise and Distortion Ratio (SINAD) is the ratio between the RMS amplitude of the fundamental input frequency to the RMS amplitude of all other frequency

components at the A/D output. The output is band limited to frequencies from above DC and below half the sampling frequency. Figure 3a shows a typical SINAD of 81.4dB with a 175kHz sampling rate and a 1kHz input. Higher SINAD can be obtained with a 3V supply. For example, when an external 3V is applied to REFCOMP (tie V_{REF} to GND), a SINAD of 83.5dB can be achieved as shown in Figure 3b.




Figure 3a. LTC1867L Nonaveraged 4096 Point FFT Plot with 2.7V Supply




Figure 3b. LTC1867L Nonaveraged 4096 Point FFT Plot with 3V Supply

Total Harmonic Distortion

Total Harmonic Distortion (THD) is the ratio of the RMS sum of all harmonics of the input signal to the fundamental itself. The out-of-band harmonics alias into the frequency



band between DC and half the sampling frequency. THD is expressed as:

THD =
$$20\log \frac{\sqrt{{V_2}^2 + {V_3}^2 + {V_4}^2 ... + {V_N}^2}}{V_1}$$

where V_1 is the RMS amplitude of the fundamental frequency and V_2 through V_N are the amplitudes of the second through Nth harmonics.

Internal Reference

The LTC1863L and LTC1867L have an on-chip, temperature compensated, curvature corrected, bandgap reference that is factory trimmed to 1.25V. It is internally connected to a reference amplifier and is available at V_{REF} (Pin 10). A 3k resistor is in series with the output so that it can be easily overdriven by an external reference if better drift and/or accuracy are required as shown in Figure 4. The reference amplifier gains the V_{REF} voltage by 2x to 2.5V at REFCOMP (Pin 9). This reference amplifier




Figure 4a. LTC1867L Reference Circuit




Figure 4b. Using the LT1790A-1.25 as an External Reference

compensation pin, REFCOMP, must be bypassed with a $10\mu F$ ceramic or tantalum in parallel with a $0.1\mu F$ ceramic for best noise performance.

Digital Interface

The LTC1863L and LTC1867L have a very simple digital interface that is enabled by the control input, $\overline{CS}/CONV$. A logic rising edge applied to the $\overline{CS}/CONV$ input will initiate a conversion. After the conversion, taking $\overline{CS}/CONV$ low will enable the serial port and the ADC will present digital data in two's complement format in bipolar mode or straight binary format in unipolar mode, through the SCK/SDO serial port.

Internal Clock

The internal clock is factory trimmed to achieve a typical conversion time of $3.2\mu s$ and a maximum conversion time, $3.7\mu s$, over the full operating temperature range. The typical acquisition time is $1.68\mu s$, and a throughput sampling rate of 175ksps is tested and guaranteed.

Automatic Nap Mode

The LTC1863L and LTC1867L go into automatic nap mode when $\overline{\text{CS}}/\text{CONV}$ is held high after the conversion is complete. With a typical operating current of $750\mu\text{A}$ and automatic $170\mu\text{A}$ nap mode between conversions, the power dissipation drops with reduced sample rate. The ADC only keeps the V_{REF} and REFCOMP voltages active when the part is in the automatic nap mode. The slower the sample rate allows the power dissipation to be lower (see Figure 5).




Figure 5. Supply Current vs f_{SAMPLE}



If the $\overline{\text{CS}}/\text{CONV}$ returns low during a bit decision, it can create a small error. For best performance ensure that the $\overline{\text{CS}}/\text{CONV}$ returns low either within 100ns after the conversion starts (i.e. before the first bit decision) or after the conversion ends. If $\overline{\text{CS}}/\text{CONV}$ is low when the conversion ends, the MSB bit will appear on SDO at the end of the conversion and the ADC will remain powered up.

Sleep Mode

If the SLP = 1 is selected in the input word, the ADC will enter SLEEP mode and draw only leakage current (provided that all the digital inputs stay at GND or V_{DD}). After release from the SLEEP mode, the ADC needs 80ms to wake up (charge the $2.2\mu F/10\mu F$ bypass capacitors on $V_{REF}/REFCOMP$ pins).

Board Layout and Bypassing

To obtain the best performance, a printed circuit board with a ground plane is required. Layout for the printed circuit board should ensure digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital signal alongside an analog signal.

All analog inputs should be screened by GND. V_{REF} , REFCOMP and V_{DD} should be bypassed to this ground plane as close to the pin as possible; the low impedance of

the common return for these bypass capacitors is essential to the low noise operation of the ADC. The width for these tracks should be as wide as possible.

Timing and Control

Conversion start is controlled by the $\overline{CS}/CONV$ digital input. The rising edge transition of the $\overline{CS}/CONV$ will start a conversion. Once initiated, it cannot be restarted until the conversion is complete. Figures 6 and 7 show the timing diagrams for two types of $\overline{CS}/CONV$ pulses.

Example 1 (Figure 6) shows the LTC1863L/LTC1867L operating in automatic nap mode with $\overline{\text{CS}}/\text{CONV}$ signal staying HIGH after the conversion. Automatic nap mode provides power reduction at reduced sample rate.

The ADCs can also operate with the $\overline{\text{CS}}/\text{CONV}$ signal returning LOW before the conversion ends. In this mode (Example 2, Figure 7), the ADCs remain powered up. The digital output, SDO, will go HIGH immediately after the conversion is complete if the analog inputs are above half scale in unipolar mode or below half scale in bipolar mode. This is a way to measure the conversion time of the A/D converter.

Figures 8 and 9 are the transfer characteristics for the bipolar and unipolar mode.




Figure 6. Example 1, CS/CONV Starts a Conversion and Remains HIGH Until Next Data Transfer. With CS/CONV Remaining HIGH after the Conversion, Automatic Nap Modes Provides Power Reduction at Reduced Sample Rate






Figure 7. Example 2, CS/CONV Starts a Conversion with Short Active HIGH Pulse. With CS/CONV Returning LOW Before the Conversion, the ADC Remains Powered Up.




Figure 8. LTC1863L/LTC1867L Bipolar Transfer Characteristics (Two's Complement)






Figure 9. LTC1863L/LTC1867L Unipolar Transfer Characteristics (Straight Binary)

PACKAGE DESCRIPTION


GN Package 16-Lead Plastic SSOP (Narrow .150 Inch)


(Reference LTC DWG # 05-08-1641)





- NOTE:
- 1. CONTROLLING DIMENSION: INCHES
- 2. DIMENSIONS ARE IN $\frac{\text{INCHES}}{\text{(MILLIMETERS)}}$
- 3. DRAWING NOT TO SCALE
- *DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
- **DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE





RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTC1417	14-Bit, 400ksps Serial ADC	20mW, Unipolar or Bipolar, Internal Reference, SSOP-16 Package
LT1468/LT1469	Single/Dual 90MHz, 22V/µs, 16-Bit Accurate Op Amps	Low Input Offset: 75μV/125μV
LTC1609	16-Bit, 200ksps Serial ADC	65mW, Configurable Bipolar and Unipolar Input Ranges, 5V Supply
LT1790	Micropower Low Dropout Reference	60μA Supply Current, 10ppm/°C, SOT-23 Package
LT1790A-1.25	Micropower Precision Series Reference	Bandgap, 60µA Max Supply Current, 10ppm/°C, SOT-23 Package
LTC1850/LTC1851	10-Bit/12-Bit, 8-Channel, 1.25Msps ADC	Parallel Output, Programmable MUX and Sequencer, 5V Supply
LTC1852/LTC1853	10-Bit/12-Bit, 8-Channel, 400ksps ADC	Parallel Output, Programmable MUX and Sequencer, 3V or 5V Supply
LTC1860/LTC1861	12-Bit, 1-/2-Channel 250ksps ADC in MSOP	850μA at 250ksps, 2μA at 1ksps, SO-8 and MSOP Packages
LTC1860L/LTC1861L	3V, 12-Bit, 1-/2-Channel 150ksps ADC	450μA at 150ksps, 10μA at 1ksps, SO-8 and MSOP Packages
LTC1863/LTC1867	12-/16-Bit, 8-Channel 200ksps ADC	5V Supply, Pin Compatible with LTC1863L/LTC1867L
LTC1864/LTC1865	16-Bit, 1-/2-Channel 250ksps ADC in MSOP	850μA at 250ksps, 2μA at 1ksps, SO-8 and MSOP Packages
LTC1864L/LTC1865L	3V, 16-Bit, 1-/2-Channel 150ksps ADC in MSOP	450μA at 150ksps, 10μA at 1ksps, SO-8 and MSOP Packages