





# CEP84A4/CEB84A4

## N-Channel Enhancement Mode Field Effect Transistor

### FEATURES

- 40V, 90A,  $R_{DS(ON)} = 5.1\text{m}\Omega$  @ $V_{GS} = 10\text{V}$ .  
 $R_{DS(ON)} = 7.8\text{m}\Omega$  @ $V_{GS} = 4.5\text{V}$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- Lead free product is acquired.
- TO-220 & TO-263 package.

CEB SERIES  
TO-263(DD-PAK)CEP SERIES  
TO-220

### ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	$V_{DS}$	40	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous@ $T_C = 25^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$	$I_D$	90 62	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$	360	A
Maximum Power Dissipation @ $T_C = 25^\circ\text{C}$ - Derate above $25^\circ\text{C}$	$P_D$	71 0.47	W W/ $^\circ\text{C}$
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 175	$^\circ\text{C}$

### Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{JC}$	2.1	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{JA}$	62.5	$^\circ\text{C/W}$



# CEP84A4/CEB84A4

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	40			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 40\text{V}, V_{\text{GS}} = 0\text{V}$		1		$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$		80		nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$		-80		nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	1		3	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 30\text{A}$		3.9	5.1	$\text{m}\Omega$
		$V_{\text{GS}} = 4.5\text{V}, I_D = 20\text{A}$		5.6	7.8	$\text{m}\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 15\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		3070		pF
Output Capacitance	$C_{\text{oss}}$			385		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			285		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 15\text{V}, I_D = 1\text{A}, \square$ $V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 6\Omega$		19	38	ns
Turn-On Rise Time	$t_r$			10	20	ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			84	168	ns
Turn-Off Fall Time	$t_f$			22	44	ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 15\text{V}, I_D = 16\text{A}, V_{\text{GS}} = 10\text{V}$		67	81	nC
Gate-Source Charge	$Q_{\text{gs}}$			10		nC
Gate-Drain Charge	$Q_{\text{gd}}$			12		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S$				90	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_S = 20\text{A}$			1.5	V

Notes :

a.Repetitive Rating : Pulse width limited by maximum junction temperature

b.Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

c.Guaranteed by design, not subject to production testing.

**CEP**

# CEP84A4/CEB84A4




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature






Figure 6. Body Diode Forward Voltage Variation with Source Current



# CEP84A4/CEB84A4




**Figure 7. Gate Charge**




**Figure 8. Maximum Safe Operating Area**



**Figure 9. Switching Test Circuit**



**Figure 10. Switching Waveforms**



**Figure 11. Normalized Thermal Transient Impedance Curve**