

# Am27S85/27S85A

16,384-Bit (4096x4) Registered PROM  
with SSR™ Diagnostics Capability



## DISTINCTIVE CHARACTERISTICS


- On-chip diagnostic shift register for serial observability and controllability of the output register
- User-programmable for Asynchronous Enable, Synchronous Enable, Asynchronous Initialize, or Synchronous Initialize
- Slim, 24-pin, 300-mil lateral center package occupies approximately 1/3 the board space required by standard discrete PROM and registers.
- Consumes approximately 1/2 the power of separate PROM/register combination for improved system reliability.
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ. > 98%).
- Increased drive capability, 24 mA I<sub>OL</sub>

## GENERAL DESCRIPTION

This device contains a 4-bit parallel data register in the array-to-output path intended for normal registered data operations. In parallel with the output data registers is another 4-bit register with shifting capability, called a shadow register. As the name implies, the shadow register is intended to operate in the background of the normal output data register. This shadow register can be used in a systematic way to control and observe the output data register to exercise desired system functions during a diagnostic test mode.

To offer the system designer maximum flexibility, this device contains a single programmable multi-functional input ( $\bar{G}/\bar{GS}/\bar{I}/\bar{IS}$ ). The unprogrammed state of this pin operates an Asynchronous Enable ( $\bar{G}$ ) input. An architecture word permits the programming of the functionality of this pin to Synchronous Enable ( $\bar{GS}$ ), Asynchronous Initialize ( $\bar{I}$ ), or Synchronous Initialize ( $\bar{IS}$ ).

## BLOCK DIAGRAM



BD005850

5

Publication #	Rev.	Amendment
05273	E	0
Issue Date: January 1969		


5-157

## PRODUCT SELECTOR GUIDE

Part Number	Am27S85A		Am27S85	
Address Setup Time	27 ns	30 ns	35 ns	40 ns
Clock-to-Output Delay	12 ns	17 ns	15 ns	20 ns
Operating Range	C *	M	C	M

## CONNECTION DIAGRAMS

### Top View




\*Also available in a 24-pin Flatpack. Pinout identical to DIPs.

\*\*Also available in a 28-pin Square PLCC. Pinout identical to LCC.

Note: Pin 1 is marked for orientation.

## LOGIC SYMBOL




LS002111

## ORDERING INFORMATION

### Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations	
AM27S85	PC, PCB, DC, DCB,
AM27S85A	LC, LCB, JC, JCB

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

# MILITARY ORDERING INFORMATION

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of:

- a. **Device Number**
- b. **Speed Option** (if applicable)
- c. **Device Class**
- d. **Package Type**
- e. **Lead Finish**



Valid Combinations	
AM27S85	/BKA, /BLA, /B3A
AM27S85A	

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

### Group A Tests

Group A tests consist of Subgroups  
1, 2, 3, 7, 8, 9, 10, 11.

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

---

## PIN DESCRIPTION

### **A<sub>0</sub> - A<sub>11</sub> Address Inputs**

The 12-bit field presented at the address inputs selects one of 4096 memory locations to be read from.

### **PK Pipeline Clock (Input)**

The pipeline clock is used to load data into the parallel registers. The data source may be the memory array, the shadow register, or the initialize word if programmed for synchronous initialize architecture. Transfer occurs on the LOW-to-HIGH transition of PK.

### **DQ<sub>0</sub> - DQ<sub>3</sub> Data I/O Port**

Parallel data output from the pipeline register or parallel data input to the shadow register.

### **M Mode (Input)**

Control input which controls the source data for both sets of registers. MODE inputs is LOW in the normal mode of operation. The PROM array is the input source for the output data registers. The shadow register is in the shift mode (SD→S<sub>0</sub>→S<sub>1</sub>→S<sub>2</sub>→S<sub>3</sub>/SQ). MODE input HIGH allows transfer of data for diagnostic testing. Shadow register data may be loaded into the output register or output data bus information may be loaded into the shadow register.

### **DK Diagnostic Clock (Input)**

The diagnostic clock is used to load or shift the data into the shadow register. Transfer occurs on the LOW-to-HIGH transition of DK.

### **SD Serial Data Input**

This pin performs two functions depending on the state of the MODE input. If M is LOW, the SD pin is the data transfer pin for serial data (SD→S<sub>0</sub>). If the M input is HIGH, the SD pin operates as a control pin where SD asserted LOW permits output data to be loaded into the shadow register on the next LOW-to-HIGH transition of DK. SD asserted HIGH represents a NO-OP function on this device.

### **SQ Serial Data Output**

This pin operates as a transfer pin for serial data. When M input is LOW, SQ = S<sub>3</sub>. When M is HIGH and SD operates as a control pin, the SQ pin operates as a pass through of SD control. SQ is an active totem-pole output.

### **VCC Device Power Supply Pin**

The most positive of the logic power supply pins.

### **GND Device Power Supply Pin**

The most negative of the logic power supply pins.

This device contains a two bit architecture word which, according to programming, will provide the following functions:

### **G/GS/I/IS Asynchronous/Synchronous Output Enable/Asynchronous/Synchronous Initialize**

With the architecture word unprogrammed this pin operates as an Asynchronous Output Enable (G) and provides direct control of the DQ output three-state drivers independent of PK. With proper programming of the architecture word this pin will function as a Synchronous Output Enable (GS) which will control the state of the DQ output three-state drivers in conjunction with PK. This is useful where more than one registered PROM is bussed together for word depth expansion. In this case, the enable becomes the most significant address bit and, as such, must be synchronized with the data.

The architecture word may also be programmed so that this pin will function as an Asynchronous Initialize (I) which is a control pin used to initialize the output data registers from a programmable word independent of PK. This can be used to generate any arbitrary microinstruction for system interrupt or reset. When the architecture word is properly programmed this pin will function as a Synchronous Initialize (IS) which will initialize the output data registers from a programmable word in conjunction with PK. This can be used for a system interrupt or reset which must be synchronized with PK.

## MODE SELECT TABLE

Data transfers into the shadow register occur on the LOW-to-HIGH transition of DK. M (MODE) and SD determine what data source will be loaded. The pipeline register is loaded on the LOW-to-HIGH transition of PK. M (MODE) selects whether the data source is the PROM Array or the shadow register output.

Because of the independence of the clock inputs, data can be shifted in the shadow register via DK and loaded into the pipeline register from the data input via PK as long as no set up or hold times are violated.

Inputs					Outputs			Operation
SD	M	DK	PK	$\overline{IS}^*$	SQ	Shadow Register	Pipeline Register	
X	L	1	-	X	S <sub>3</sub>	S <sub>n</sub> -S <sub>n-1</sub> S <sub>0</sub> -SD	NA	Serial Shift; SD → S <sub>0</sub> → S <sub>1</sub> → S <sub>2</sub> → S <sub>3</sub> /SQ
X	L	-	1	H	S <sub>3</sub>	NA	Q <sub>n</sub> - ARRAY DATA	Normal Load Pipeline Register from PROM
X	L	-	1	L	S <sub>3</sub>	NA	Q <sub>n</sub> - INIT DATA	Synchronous Initialize Pipeline Register*
L	H	1	-	X	SD	S <sub>n</sub> -Q <sub>n</sub>	NA	Load Shadow Register from Outputs (DQ <sub>0</sub> -DQ <sub>3</sub> )
X	H	-	1	X	SD	NA	Q <sub>n</sub> -S <sub>n</sub>	Load Pipeline Register from Shadow Register
H	H	1	-	X	SD	Hold	NA	No-Op; Hold Shadow Register

### MODE SELECT TABLE DEFINITIONS

#### INPUTS

H = HIGH  
 L = LOW  
 X = Don't Care  
 - = Steady State LOW or HIGH or HIGH-to-LOW transition  
 1 = LOW-to-HIGH transition

#### OUTPUTS

SQ = Serial Data Output  
 S<sub>3</sub>-S<sub>0</sub> = Shadow Register Outputs (internal to devices)  
 Q<sub>3</sub>-Q<sub>0</sub> = Pipeline Register Outputs  
 NA = NOT applicable; Output is not a function of the specified input combinations

\*Applies only if the architecture word has been programmed for Synchronous Initialize operation.

## APPLICATIONS


### Applying Serial Shadow Register (SSR) Diagnostics in Bipolar Microcomputers

#### Diagnostics

A diagnostics capability provides the necessary functionality as well as a systematic method for detecting and pin-pointing hardware related failures in a system. This capability must be able to both *observe* intermediate test points and *control* intermediate signals – address, data, control, and status – to exercise all portions of the system under test. These two capabilities, observability and controllability, provide the ability to establish a desired set of input conditions and state register values, sample the necessary outputs and determine whether the system is functioning correctly.

#### Testing Combinational and Sequential Networks

The problem of testing a combinational logic network is well understood. Sets of input signals (test vectors) are applied to the network and the network outputs are compared to the set of computed outputs (result vectors). In some cases sets of test vectors and result vectors can be generated in a computer-aided environment, minimizing engineering effort. Additionally, fault coverage analysis can be automated to provide a measure of how efficient a set of test vectors is at pin-pointing hardware failures. For example, a popular measure of fault coverage computes the percentage of stuck-at-ones (nodes with outputs always HIGH) and stuck-at-zeros (nodes with outputs always LOW) a given set of test vectors will discover.



AF000181


Figure 1.

A sequential network (Figure 1) is much more difficult to test systematically. The outputs of a sequential network depend not only on the present inputs but also on the internal state of the network. Initializing the internal state register to the value necessary to test a given set of inputs is difficult at best and not easily automated. Additionally, observing the internal state of a sequential network can be very difficult and time consuming if the state information is not directly available. For example, consider the problem of determining the value of an internal 16-bit counter if only a carry-out signal is available.

The counter must be clocked until it reaches the carry-out state and the starting value computed. Up to 65,535 clock cycles may be necessary! An easier method must exist. Serial Shadow Register diagnostics provides this method.

#### Serial Shadow Register Diagnostics

Serial Shadow Register diagnostics provides sufficient observability and controllability to turn any sequential network into a combinational network. This is accomplished by providing the means to both initialize (control) and sample (observe) the state elements of a sequential network. Figure 2 shows the method by which Serial Shadow Register diagnostics accomplishes these two functions.



AF000191

Figure 2.

Serial Shadow Register diagnostics utilizes an extra multiplexer on the input of each state register and a duplicate or shadow of each state flip/flop in an additional register. The shadow register can be loaded serially via the serial data input (thus the name Serial Shadow Register diagnostics) for controllability. Once the desired state information is loaded into the serial register it can be transferred into the internal state register by selecting the multiplexer and clocking the state register with PK. This allows any internal state to be set to a desired state in a simple, quick, and systematic manner.

Internal state information can be sampled by loading the serial register from the state register outputs. This state information can then be shifted out via the serial data output to provide observability. Notice that the serial data inputs and outputs can be cascaded to make long chains of state information available on a minimum number of connections.

In effect, Serial Shadow Register diagnostics breaks the normal feedback path of the sequential network and establishes a logical path with which inputs can be defined and outputs sampled. This means that those techniques which have been developed to test combinational networks can be applied to any sequential network in which Serial Shadow Register diagnostics is utilized.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....	-65 to +150°C
Ambient Temperature with Power Applied .....	-55 to +125°C
Supply Voltage .....	-0.5 V to +7.0 V
DC Voltage Applied to Outputs (Except During Programming) .....	-0.5 to V <sub>CC</sub> Max.
DC Voltage Applied to Outputs During Programming .....	21 V
Output Current into Outputs During Programming (Max. Duration of 1 sec.) .....	250 mA
DC Input Voltage .....	-0.5 V to +5.5 V
DC Input Current .....	-30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

Commercial (C) Devices	
Ambient Temperature (T <sub>A</sub> ) .....	0 to +75°C
Supply Voltage (V <sub>CC</sub> ) .....	+4.75 V to +5.25 V
Military (M) Devices*	
Case Temperature (T <sub>C</sub> ) .....	-55 to +125°C
Supply Voltage (V <sub>CC</sub> ) .....	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality and parameters of the device are guaranteed.

\*Military product 100% tested at T<sub>C</sub> = +25°C, +125°C, and -55°C.

**DC CHARACTERISTICS** over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>IH</sub>	Input Voltage HIGH	Guarantee Input HIGH Voltage (Note 1)	2.0			V
V <sub>IL</sub>	Input Voltage LOW	Guarantee Input LOW Voltage (Note 1)			0.8	V
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA			-1.2	V
V <sub>OH</sub>	Output Voltage (HIGH)	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4			V
		I <sub>OH</sub> (DQ <sub>0</sub> - DQ <sub>3</sub> ) = -2 mA I <sub>OH</sub> (SQ) = -0.5 mA				
V <sub>OL</sub>	Output Voltage (LOW)	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			0.5	V
		COM'L I <sub>OL</sub> (DQ <sub>0</sub> - DQ <sub>3</sub> ) = 24 mA MIL I <sub>OL</sub> (DQ <sub>0</sub> - DQ <sub>3</sub> ) = 18 mA I <sub>OL</sub> (SQ) = 4 mA				
I <sub>IH</sub>	Input Current (HIGH)	V <sub>CC</sub> = Max.			25	μA
		V <sub>IN</sub> = 2.7 V V <sub>IN</sub> = 5.5 V			40	
I <sub>IL</sub>	Input Current (LOW)	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.40 V			-250	μA
I <sub>SC</sub>	Output Short-Circuit Current	V <sub>CC</sub> = Max. V <sub>OUT</sub> = 0 V (Note 2)			-90	mA
		DQ <sub>0</sub> - DQ <sub>3</sub> SQ	-20		-85	
I <sub>CEX</sub>	Output Leakage Current	V <sub>CC</sub> = Max. V <sub>G/GS</sub> = 2.4 V (Note 3)			-150	μA
		V <sub>OUT</sub> = V <sub>CC</sub> V <sub>OUT</sub> = 0.4 V			-150	
I <sub>CC</sub>	Power Supply Current	V <sub>CC</sub> = Max., All inputs = 0.0 V (Note 4)			185	mA
		COM'L			175	
					165	
		MIL			195	
					180	
					155	
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = 5.0 V, T <sub>A</sub> = 25°C V <sub>IN</sub> /V <sub>OUT</sub> = 2.0 V @ f = 1 MHz (Note 5)		5		pF
C <sub>OUT</sub>	Output Capacitance			12		

- Notes: 1. V<sub>IL</sub> and V<sub>IH</sub> are input conditions of output tests and are not themselves directly tested. V<sub>IL</sub> and V<sub>IH</sub> are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
2. Only one output should be shorted at a time. Duration of the short circuit should not be more than one second.
3. For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.
4. I<sub>CC</sub> limits at temperature extremes are guaranteed by correlation to 25°C test limits.
5. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



**SWITCHING CHARACTERISTICS** over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted\*) (Note 1)

No.	Parameter Symbol	Parameter Description	Am27S85A				Am27S85				Unit
			COM'L		MIL		COM'L		MIL		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	TAVPKH	Address to PK HIGH Setup Time	27		30		35		40		ns
2	TPKHAX	Address to PK HIGH Hold Time	0		0		0		0		ns
3	TPKHDQV1	Delay from PK HIGH to Output Valid, for initially active outputs (HIGH) or LOW) (Note 7)	4	12	4	17	4	15	4	20	ns
4	TPKHPKL TPKLPKH	PK Pulse Width (HIGH or LOW)	15		20		20		20		ns
5	TGLDQV	Asynchronous Output Enable LOW to Output Valid (HIGH or LOW) (Note 3)		22		25		25		30	ns
6	TGHDQZ	Asynchronous Output Enable HIGH to Output High Z (Note 3)		17		22		20		25	ns
7	TGSVPKH	$\overline{CS}$ to PK HIGH Setup Time (Note 4)	12		12		15		15		ns
8	TPKHGSX	$\overline{CS}$ to PK HIGH Hold Time (Note 4)	0		0		0		0		ns
9	TPKHDQV2	Delay from PK HIGH to Output Valid, for initially High Z outputs (Note 4)		17		22		20		25	ns
10	TPKHDQZ	Delay from PK HIGH to Output High Z (Notes 2 & 4)		17		22		20		25	ns
11	TILDQV	Delay from $\overline{I}$ LOW to Output Valid (HIGH or LOW) (Note 5)		25		30		30		35	ns
12	TIHPKH	Asynchronous $\overline{I}$ Recovery to PK (HIGH) (Note 5)	20		25		25		30		ns
13	TILIH	Asynchronous $\overline{I}$ Pulse Width (LOW) (Note 5)	20		20		25		25		ns
14	TISVPKH	$\overline{IS}$ to PK HIGH Setup Time (Note 6)	20		25		20		25		ns
15	TPKHISX	$\overline{IS}$ to PK HIGH Setup Time (Note 6)	5		5		5		5		ns

- Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V, using test loads in A & B.  
 2. TGHDQZ and TPKHDQZ are measured to Steady State HIGH -0.5 V and Steady State LOW +0.5 V output levels, using the test load in C.  
 3. Applies only if the architecture is configured for Asynchronous  $\overline{Enable}$ .  
 4. Applies only if the architecture word has been programmed for a Synchronous  $\overline{Enable}$  input.  
 5. Applies only if the architecture word has been programmed for a Asynchronous  $\overline{Initialize}$  input.  
 6. Applies only if the architecture word has been programmed for a Synchronous  $\overline{Initialize}$  input.  
 7. Minimum Delay times are guaranteed by design and supported by characterization data.

\*Subgroups 7 and 8 apply to functional tests.

**5**

**DIAGNOSTIC MODE SWITCHING CHARACTERISTICS** over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted\*)

No.	Parameter Symbol	Parameter Description	Am27S85/27S85A				Unit
			COM'L		MIL		
			Min.	Max.	Min.	Max.	
16	TSDVDKH	Serial Data In to DK HIGH Setup Time	25		30		ns
17	TDKHS DX	Serial Data In to DK HIGH Hold Time	0		0		ns
18	TMV PKH	Mode to PK HIGH Setup Time	35		40		ns
19	TPKHM X	Mode to PK HIGH Hold Time	0		0		ns
20	TMVDK H	Mode to DK HIGH Setup Time	35		40		ns
21	TDKHM X	Mode to DK HIGH Hold Time	0		0		ns
22	TDQVDK H	Output Data In to DK HIGH Setup Time	25		30		ns
23	TDKHDQ X	Output Data In to DK HIGH Hold Time	0		0		ns
24	TDKHSQV	Delay from DK HIGH to Serial Data Output (Shifting)		30		35	ns
25	TSDVSQV	Delay from SD Valid to SQ Valid (Mode Input HIGH)		25		30	ns
26	TDKHKL TDKLDKH	DK Pulse Width (HIGH or LOW)	25		25		ns
27	TMHSQV TMLSQV	Delay from Mode (HIGH or LOW) to SQ Valid		25		30	ns


See also Switching Test Circuits.

# SWITCHING WAVEFORMS

## KEY TO SWITCHING WAVEFORMS


WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE, ANY CHANGE PERMITTED	CHANGING, STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010



WF020770


Timing Set 1. Using Asynchronous Enable




WF020780

Timing Set 2. Using Synchronous Enable

SWITCHING WAVEFORMS (Cont'd.)




Timing Set 3. Using Asynchronous Initialize




Timing Set 4. Using Synchronous Initialize

SWITCHING WAVEFORMS (Cont'd.)



WF020810


Timing Set 5. Diagnostic Test Mode (System Control)




WF020820

Timing Set 6. Diagnostic Test Mode (System Observation)


## SWITCHING TEST CIRCUITS



TC003442



TC002951



TC003452

### A. Output Load for DQ<sub>0</sub> - DQ<sub>3</sub>

### B. Output Load for SQ

### C. Output Load for TGHDQZ and TPKHDQZ on Outputs DQ<sub>0</sub> - DQ<sub>3</sub>

- Notes: 1. All devices test loads should be located within 2" of device output pin.  
 2. S<sub>1</sub> is open for Output Data HIGH to Hi-Z and Hi-Z to Output Data HIGH tests. S<sub>1</sub> is closed for all other AC tests.  
 3. Load capacitance includes all stray and fixture capacitance.

### NOTES ON TESTING

Incoming test procedures on these devices should be carefully planned, taking into account the high performance and output drive capabilities of the parts. The following notes may be useful.

1. Ensure that adequate decoupling capacitance is employed across the device V<sub>CC</sub> and ground terminals. Multiple capacitors are recommended, including a 0.1μFarad or larger capacitor and a 0.01μFarad or smaller capacitor placed as close to the device terminals as possible. Inadequate decoupling may result in large variations of

power supply voltage, creating erroneous function or transient performance failures.

2. Do not leave any inputs disconnected (floating) during any tests.
3. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.