## IXDD514 / IXDE514

# 14 Ampere Low-Side Ultrafast MOSFET Drivers with Enable for fast, controlled shutdown 

## Features

- Built using the advantages and compatibility of CMOS and IXYS HDMOS ${ }^{\text {TM }}$ processes
- Latch-Up Protected over entire Operating Range
- High Peak Output Current: 14A Peak
- Wide Operating Range: 4.5 V to 35 V
- $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Extended Operating Temperature
- Ability to Disable Output under Faults
- High Capacitive Load Drive Capability: $15 n F$ in <30ns
- Matched Rise And Fall Times
- Low Propagation Delay Time
- Low OutputImpedance
- Low Supply Current
- Two Drivers in Single Chip


## Applications

- Driving MOSFETs and IGBTs
- Limiting di/dt under Short Circuit
- Motor Controls
- Line Drivers
- Pulse Generators
- Local Power ON/OFF Switch
- Switch Mode Power Supplies (SMPS)
- DC to DC Converters
- Pulse Transformer Driver
- Class D Switching Amplifiers
- Power Charge Pumps


## General Description

The IXDD514 and IXDE514 are high speed high current gate drivers specifically designed to drive the largest IXYS MOSFETs \& IGBTs to their minimum switching time and maximum parctical frequency limits. The IXDD514 and IXDE514 can source and sink 14 Amps of Peak Current while producing voltage rise and fall times of less than 30ns. The inputs of the Drivers are compatible with TTL or CMOS and are virtually immune to latch up over the entire operating range! Patented* design innovations eliminate cross conduction and current "shoot-through". Improved speed and drive capabilities are further enhanced by very quick \& matched rise and fall times.

The IXDD514 and IXDE514 incorporate a unique ability to disable the output under fault conditions. When a logical low is forced into the Enable input, both final output stage MOSFETs, (NMOS and PMOS) are turned off. As a result, the output of the IXDD514 or IXDE514 enters a tristate mode and achieves a Soft Turn-Off of the MOSFET/IGBT when a short circuit is detected. This helps prevent damage that could occur to the MOSFET/IGBT if it were to be switched off abruptly due to a dv/dt over-voltage transient.

The IXDD514 and IXDE514 are each available in the 8-Pin P-DIP (PI) package, the 8-Pin SOIC (SIA) package, and the 6 -Lead DFN (D1) package, (which occupies less than 65\% of the board area of the 8 -Pin SOIC).
*United States Patent 6,917,227

## Ordering Information

| Part Number | Description | Package <br> Type | Packing Style | Pack <br> Qty | Configuration |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | IXDD514PI | 14A Low Side Gate Driver I.C. | 8-Pin PDIP | Tube | 50 |

NOTE: All parts are lead-free and RoHS Compliant

Figure 1 - IXDD514 14A Non-Inverting Gate Driver Functional Block Diagram


Figure 2 - IXDE514 Inverting 14A Gate Driver Functional Block Diagram


[^0]
## PIN CONFIGURATIONS



6 LEAD DFN (D1)
(Bottom View)


6 LEAD DFN (D1)
(Bottom View)


NOTE: Solder tabs on bottoms of DFN packages are grounded

IXDD514 / IXDE514

| Absolute Maximum Ratings ${ }^{(1)}$ |  |
| :--- | :--- |
| Parameter | Value |
| Supply Voltage | 40 V |
| AllOtherPins | -0.3 V to $\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}$ |
| JunctionTemperature | $150^{\circ} \mathrm{C}$ |
| StorageTemperature | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| LeadTemperature $(10 \mathrm{Sec})$ | $300^{\circ} \mathrm{C}$ |

## Operating Ratings ${ }^{(2)}$

| Parameter |  |  | Value |
| :---: | :---: | :---: | :---: |
| Operating Supply Voltage |  |  | 4.5 V to 35 V |
| Operating Temperature Range |  |  | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| Package Thermal Resistance* |  |  |  |
| 8-PinPDIP | (PI) | $\theta_{\text {J-A }}$ (typ) | $125^{\circ} \mathrm{C} / \mathrm{W}$ |
| 8-PinSOIC | (SIA) | $\theta_{J-A}($ typ $)$ | $200^{\circ} \mathrm{C} / \mathrm{W}$ |
| 6-LeadDFN | (D1) | $\theta_{J-A}($ typ $)$ | $125-200^{\circ} \mathrm{C} / \mathrm{W}$ |
| 6-LeadDFN | (D1) | $\theta_{J-\mathrm{c}}(\mathrm{max})$ | $1.5^{\circ} \mathrm{C} / \mathrm{W}$ |
| 6-LeadDFN | (D1) | $\theta_{J-S}($ typ $)$ | $5.8{ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Electrical Characteristics @ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}{ }^{(3)}$
Unless otherwise noted, $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{cc}} \leq 35 \mathrm{~V}$.
All voltage measurements with respect to GND. IXD_514 configured as described in Test Conditions.

| Symbol | Parameter | Test Conditions | Min | $\operatorname{Typ}^{(4)}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | High input voltage | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{Cc}} \leq 18 \mathrm{~V}$ | 3.2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low input voltage | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{Cc}} \leq 18 \mathrm{~V}$ |  |  | 1.0 | V |
| $\mathrm{V}_{\text {IN }}$ | Input voltage range |  | -5 |  | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |
| $\mathrm{I}_{\mathrm{N}}$ | Input current | $0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High output voltage |  | $\mathrm{V}_{\mathrm{CC}}-0.025$ |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low output voltage |  |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{OH}}$ | Output resistance <br> @ Output high | $\mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}, \mathrm{~V}_{\text {CC }}=18 \mathrm{~V}$ |  | 600 | 1000 | $\mathrm{m} \Omega$ |
| RoL | Output resistance <br> @ Output Low | $\mathrm{l}_{\text {OUT }}=10 \mathrm{~mA}, \mathrm{~V}_{\text {cc }}=18 \mathrm{~V}$ |  | 600 | 1000 | $\mathrm{m} \Omega$ |
| IPEAK | Peak output current | $\mathrm{V}_{\text {cc }}$ is 18 V |  | 14 |  | A |
| $\mathrm{I}_{\mathrm{DC}}$ | Continuous output current | Limited by package power dissipation |  |  | 4 | A |
| $\mathrm{V}_{\text {EN }}$ | Enable voltage range |  | -. 3 |  | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |
| $\mathrm{V}_{\text {ENH }}$ | High En Input Voltage |  | $2 / 3 \mathrm{Vcc}$ |  |  | V |
| $\mathrm{V}_{\text {ENL }}$ | Low En Input Voltage |  |  |  | $1 / 3 \mathrm{~V}$ cc | V |
| $\mathrm{t}_{\mathrm{R}}$ | Rise time | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{nF}$ Vcc $=18 \mathrm{~V}$ | 23 | 25 | 40 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall time | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{nF}$ Vcc $=18 \mathrm{~V}$ | 21 | 22 | 50 | ns |
| tondiy | On-time propagation delay | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{nF}$ Vcc $=18 \mathrm{~V}$ | 29 | 30 | 30 | ns |
| $\mathrm{t}_{\text {IFFDLY }}$ | Off-time propagation delay | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{nF} \mathrm{Vcc}=18 \mathrm{~V}$ | 29 | 31 | 50 | ns |
| $\mathrm{t}_{\text {ENOH }}$ | Enable to output high delay time | $\mathrm{V}_{\mathrm{cc}}=18 \mathrm{~V}$ |  |  | 40 | ns |
| $\mathrm{t}_{\text {DoLD }}$ | Disable to output low Disable delay time | $\mathrm{V}_{\mathrm{cc}}=18 \mathrm{~V}$ |  |  | 30 | ns |
| $\mathrm{V}_{\mathrm{cc}}$ | Power supply voltage |  | 4.5 | 18 | 35 | V |
| $\mathrm{I}_{\mathrm{cc}}$ | Power supply current | $\begin{aligned} & \mathrm{V}_{\text {IN }}=3.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {IN }}=0 \mathrm{~V} \\ & \mathrm{~V}_{\text {IN }}=+\mathrm{V}_{\mathrm{CC}} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{gathered} \hline 3 \\ 10 \\ 10 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \end{aligned}$ |

## Electrical Characteristics @ temperatures over -55 ${ }^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}{ }^{(3)}$

Unless otherwise noted, $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{cc}} \leq 35 \mathrm{~V}, \mathrm{Tj}<150^{\circ} \mathrm{C}$
All voltage measurements with respect to GND. IXD_502 configured as described in Test Conditions. All specifications are for one channel.

| Symbol | Parameter | Test Conditions | Min | Typ ${ }^{(4)}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | High input voltage | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{cc}} \leq 18 \mathrm{~V}$ | 3.4 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low input voltage | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{Cc}} \leq 18 \mathrm{~V}$ |  |  | 0.8 | V |
| $\mathrm{V}_{\text {IN }}$ | Input voltage range |  | -5 |  | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |
| $\mathrm{I}_{\text {IN }}$ | Input current | $\mathrm{OV} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High output voltage |  | $\mathrm{V}_{\mathrm{cc}}-0.025$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low output voltage |  |  |  | 0.025 | V |
| $\mathrm{R}_{\mathrm{OH}}$ | Output resistance <br> @ Output high | $\mathrm{V}_{\mathrm{cc}}=18 \mathrm{~V}$ |  |  | 1.25 | $\Omega$ |
| RoL | Output resistance <br> @ Output Low | $\mathrm{V}_{\mathrm{CC}}=18 \mathrm{~V}$ |  |  | 1.25 | $\Omega$ |
| IPEAK | Peak output current | $\mathrm{V}_{\mathrm{CC}}=18 \mathrm{~V}$ | 1.5 |  |  | A |
| $\mathrm{I}_{\mathrm{DC}}$ | Continuous output current |  |  |  | 1 | A |
| $\mathrm{t}_{\mathrm{R}}$ | Rise time | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{nF}$ Vcc=18V |  | 23 | 100 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall time | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{nF}$ Vcc= 18 V |  | 30 | 100 | ns |
| tondiy | On-time propagation delay | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{nF}$ Vcc=18V |  | 20 | 60 | ns |
| $\mathrm{t}_{\text {OFFDLY }}$ | Off-time propagation delay | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{nF}$ Vcc=18V |  | 40 | 60 | ns |
| $\mathrm{V}_{\mathrm{cc}}$ | Power supply voltage |  | 4.5 | 18 | 35 | V |
| $\mathrm{I}_{\mathrm{cc}}$ | Power supply current | $\begin{aligned} & \mathrm{V}_{\text {IN }}=3.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {IN }}=0 \mathrm{~V} \\ & \mathrm{~V}_{\text {IN }}=+\mathrm{V}_{\mathrm{CC}} \\ & \hline \end{aligned}$ |  | 1 | $\begin{gathered} \hline 3 \\ 10 \\ 10 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \end{aligned}$ |

## Notes:

1. Operating the device beyond the parameters listed as "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
2. The device is not intended to be operated outside of the Operating Ratings.
3. Electrical Characteristics provided are associated with the stated Test Conditions.
4. Typical values are presented in order to communicate how the device is expected to perform, but not necessarily to highlight any specific performance limits within which the device is guaranteed to function.

* The following notes are meant to define the conditions for the $\theta_{J-A}, \theta_{J-\mathrm{C}}$ and $\theta_{\mathrm{J}-\mathrm{S}}$ values:

1) The $\theta_{\text {J-A }}$ (typ) is defined as junction to ambient. The $\theta_{\text {J-A }}$ of the standard single die 8 -Lead PDIP and 8 -Lead SOIC are dominated by the resistance of the package, and the IXD_5XX are typical. The values for these packages are natural convection values with vertical boards and the values would be lower with natural convection. For the 6 -Lead DFN package, the $\theta_{j-A}$ value supposes the DFN package is soldered on a PCB. The $\theta_{J-A}(\mathrm{typ})$ is $200^{\circ} \mathrm{C} / \mathrm{W}$ with no special provisions on the PCB , but because the center pad provides a low thermal resistance to the die, it is easy to reduce the $\theta_{J-A}$ by adding connected copper pads or traces on the PCB. These can reduce the $\theta_{J-A}$ (typ) to $125^{\circ} \mathrm{C} / \mathrm{W}$ easily, and potentially even lower. The $\theta_{J-A}$ for DFN on PCB without heatsink or thermal management will vary significantly with size, construction, layout, materials, etc. This typical range tells the user what he is likely to get if he does no thermal management.
2) $\theta_{J-C}$ (max) is defined as juction to case, where case is the large pad on the back of the DFN package. The $\theta_{J-C}$ values are generally not published for the PDIP and SOIC packages. The $\theta_{\mathrm{J}-\mathrm{C}}$ for the DFN packages are important to show the low thermal resistance from junction to the die attach pad on the back of the DFN, -- and a guardband has been added to be safe.
3) The $\theta_{\text {J-s }}$ (typ) is defined as junction to heatsink, where the DFN package is soldered to a thermal substrate that is mounted on a heatsink. The value must be typical because there are a variety of thermal substrates. This value was calculated based on easily available IMS in the U.S. or Europe, and not a premium Japanese IMS. A 4 mil dialectric with a thermal conductivity of $2.2 \mathrm{~W} / \mathrm{mC}$ was assumed. The result was given as typical, and indicates what a user would expect on a typical IMS substrate, and shows the potential low thermal resistance for the DFNpackage.

## Pin Description

| SYMBOL | FUNCTION | DESCRIPTION |
| :---: | :---: | :--- |
| VCC | Supply Voltage | Positive power-supply voltage input. This pin provides power to the <br> entire chip. The range for this voltage is from 4.5V to 35V. |
| IN | Input | Input signal-TTL or CMOS compatible. |
| EN | Enable | The system Enable pin. This pin, when driven low, disables the <br> chip, forcing a high impedance state to the output. EN pulled high <br> by a resistor. |
| OUT | Output | Driver Output. For application purposes, this pin is connected, <br> through a resistor, to Gate of a MOSFET/IGBT. |
| GND | Ground | The system ground pin. Internally connected to all circuitry, this pin <br> provides ground reference for the entire chip. This pin should be <br> connected to a low noise analog ground plane for optimum <br> performance. |

CAUTION: Follow proper ESD procedures when handling and assembling this component.

Figure 3 - Characteristics Test Diagram


Figure 4 - Timing Diagrams

## Non-Inverting (IXDD514) Timing Diagram



## Inverting (IXDE514) Timing Diagram



## Typical Performance Characteristics



Fig. 7 Rise And Fall Times vs. Case Temperature


Fig. $9 \quad$ Fall Timevs. Load Capacitance


Fig. 6
Fall Timevs. Supply Voltage


Fig. 8 Rise Timevs. Load Capacitance


Fig. $10 \mathrm{Max} /$ Mn Input vs. Case Temperature
$V_{C C}=18 V G=15 n F$


Fig. 11
Supply Ourrent vs. Load Capacitance Vcc=18V


Fig. 13


Supply Ourrent vs. Load Capacitance


Fig. 12
Supply Ourrent vs. Frequency


Fig. 14 Supply Ourrent vs. Frequency


Fig. 16 Supply Qurrent vs. Frequency


Fig. 17
Propagation Delay vs. Supply Voltage
$\mathrm{C}_{\mathrm{L}}=15 \mathrm{nF} \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V} @ 1 \mathrm{kHz}$


Fig. 19 Propagation Delay vs. Case Temperature $C_{L}=2500 \mathrm{pF}, V_{C C}=18 \mathrm{~V}$


Fig. 21 P Channel Output Current vs. Case Temperature $V_{C C}=18 \mathrm{~V} C_{L}=.1 u F$


Fig. 18
Propagation Delay vs. Input Voltage
$C_{L}=15 n F V_{C C}=15 \mathrm{~V}$


Fig. 20 Quiescent Supply Current vs. Case Temperature


Fig. 22 N Channel Output Current vs. Case Temperature
$V_{C C}=18 \mathrm{~V} \mathrm{C}_{\mathrm{L}}=.1 \mathrm{uF}$


## GIXYS

Fig. 23
Enable Threshold vs. Supply Voltage


Fig. 25
Low-State Output Resistance vs. Supply Voltage


Fig. 27
Vcc vs. NChannel Output Current
$\mathrm{C}_{\mathrm{L}}=1 \mathrm{uF} \mathrm{V}_{\mathbb{I N}}=0-5 \mathrm{~V} @ 1 \mathrm{kHz}$


Fig. 24


Fig. $26 \quad V_{C C}$ vs. P Channel Output Current


Figure 28 - Typical Application Short Circuit di/dt Limit


## Short Circuit di/dt Limit

A short circuit in a high-power MOSFET module such as the VM0580-02F, (580A, 200V), as shown in Figure 28, can cause the current through the module to flow in excess of 1500A for $10 \mu \mathrm{~s}$ or more prior to self-destruction due to thermal runaway. For this reason, some protection circuitry is needed to turn off the MOSFET module. However, if the module is switched off too fast, there is a danger of voltage transients occuring on the drain due to Ldi/dt, (where L represents total inductance in series with drain). If these voltage transients exceed the MOSFET's voltage rating, this can cause an avalanche breakdown.

The IXDD514 and IXDE514 have the unique capability to softly switch off the high-power MOSFET module, significantly reducing these Ldi/dt transients.

Thus, the IXDD514/IXDE514 help to prevent device destruction from both dangers; over-current, and avalanche breakdown due to di/dt induced over-voltage transients.

The IXDD514/IXDE514 are designed to not only provide $\pm 14 \mathrm{~A}$ under normal conditions, but also to allow their outputs to go into a high impedance state. This permits the IXDD514/ IXDE514 output to control a separate weak pull-down circuit during detected overcurrent shutdown conditions to limit and separately control $\mathrm{d}_{\mathrm{vGS}} / \mathrm{dt}$ gate turnoff. This circuit is shown in Figure 29.

Referring to Figure 29, the protection circuitry should include a comparator, whose positive input is connected to the source of the VM0580-02. A low pass filter should be added to the input of the comparator to eliminate any glitches in voltage caused
by the inductance of the wire connecting the source resistor to ground. (Those glitches might cause false triggering of the comparator).

The comparator's output should be connected to a SRFF(Set Reset Elip Elop). The flip-flop controls both the Enable signal, and the low power MOSFET gate. Please note that CMOS 4000series devices operate with a $\mathrm{V}_{\mathrm{cc}}$ range from 3 to 15 VDC , (with 18 VDC being the maximum allowable limit).

A low power MOSFET, such as the 2N7000, in series with a resistor, will enable the VMO580-02F gate voltage to drop gradually. The resistor should be chosen so that the RC time constant will be 100us, where " C " is the Miller capacitance of the VMO580-02F.

For resuming normal operation, a Reset signal is needed at the SRFF's input to enable the IXDD514/IXDE514 again. This Reset can be generated by connecting a One Shot circuit between the IXDD514/IXDE514 Input signal and the SRFF restart input. The One Shot will create a pulse on the rise of the IXDD514/IXDE514 input, and this pulse will reset the SRFF outputs to normal operation.

When a short circuit occurs, the voltage drop across the lowvalue, current-sensing resistor, (Rs=0.005 Ohm), connected between the MOSFET Source and ground, increases. This triggers the comparator at a preset level. The SRFF drives a low input into the Enable pin disabling the IXDD514/IXDE514 output. The SRFF also turns on the low power MOSFET, (2N7000).

In this way, the high-power MOSFET module is softly turned off by the IXDD514/IXDE514, preventing its destruction.

Figure 29-Application Test Diagram


## Supply Bypassing and Grounding Practices, Output Lead inductance

When designing a circuit to drive a high speed MOSFET utilizing the IXDD514/IXDE514, it is very important to keep certain design criteria in mind, in order to optimize performance of the driver. Particular attention needs to be paid to Supply Bypassing, Grounding, and minimizing the Output Lead Inductance.

Say, for example, we are using the IXDD514 to charge a 5000pF capacitive load from 0 to 25 volts in 25 ns...

Using the formula: $\mathrm{I}=\Delta \mathrm{V}$ C / $\Delta \mathrm{t}$, where $\Delta \mathrm{V}=25 \mathrm{~V} \mathrm{C}=5000 \mathrm{pF}$ \& $\Delta \mathrm{t}=25 \mathrm{~ns}$ we can determine that to charge 5000 pF to 25 volts in 25 ns will take a constant current of 5 A . (In reality, the charging current won't be constant, and will peak somewhere around 8A).

## SUPPLYBYPASSING

In order for our design to turn the load on properly, the IXDD514 must be able to draw this 5A of current from the power supply in the 25 ns . This means that there must be very low impedance between the driver and the power supply. The most common method of achieving this low impedance is to bypass the power supply at the driver with a capacitance value that is a magnitude larger than the load capacitance. Usually, this would be achieved by placing two different types of bypassing capacitors, with complementary impedance curves, very close to the driver itself. (These capacitors should be carefully selected, low inductance, low resistance, high-pulse currentservice capacitors). Lead lengths may radiate at high frequency due to inductance, so care should be taken to keep the lengths of the leads between these bypass capacitors and the IXDD514 to an absolute minimum.

## GROUNDING

In order for the design to turn the load off properly, the IXDD514 must be able to drain this 5A of current into an adequate grounding system. There are three paths for returning current that need to be considered: Path \#1 is between the IXDD514 and it's load. Path \#2 is between the IXDD514 and it's power supply. Path \#3 is between the IXDD514 and whatever logic is driving it. All three of these paths should be as low in resistance and inductance as possible, and thus as short as practical. In addition, every effort should be made to keep these three ground paths distinctly separate. Otherwise, (for instance), the returning ground current from the load may develop a voltage that would have a detrimental effect on the logic line driving the IXDD514.

## OUTPUTLEADINDUCTANCE

Of equal importance to Supply Bypassing and Grounding are issues related to the Output Lead Inductance. Every effort should be made to keep the leads between the driver and it's load as short and wide as possible. If the driver must be placed farther than $2^{\prime \prime}$ from the load, then the output leads should be treated as transmission lines. In this case, a twisted-pair should be considered, and the return line of each twisted pair should be placed as close as possible to the ground pin of the driver, and connect directly to the ground terminal of the load.

## TTL to High Voltage CMOS Level Translation

The enable (EN) input to the IXDD514/IXDE514 is a high voltage CMOS logic level input where the EN input threshold is $1 / 2 \mathrm{~V}_{\mathrm{cc}}$, and may not be compatible with 5 V CMOS or TTL input levels. The IXDD514/IXDE514 EN input was intentionally designed for enhanced noise immunity with the high voltage CMOS logic levels. In a typical gate driver application, $\mathrm{V}_{\mathrm{cc}}=15 \mathrm{~V}$ and the EN input threshold at 7.5 V , a 5 V CMOS logical high input applied to this typical IXDD514/ IXDE514 application's EN input will be misinterpreted as a logical low, and may cause undesirable or unexpected results. The note below is for optional adaptation of TTL or 5 V CMOS levels.

The circuit in Figure 30 alleviates this potential logic level misinterpretation by translating a TTL or 5V CMOS logic input to high voltage CMOS logic levels needed by the IXDD514/ IXDE514 EN input. From the figure, $\mathrm{V}_{\mathrm{CC}}$ is the gate driver power supply, typically set between 8 V to 20 V , and $\mathrm{V}_{\mathrm{DD}}$ is the logic power supply, typically between 3.3 V to 5.5 V . Resistors R1 and R2 form a voltage divider network so that the Q1 base is positioned at the midpoint of the expected TTL logic transition levels.

A TTL or 5 V CMOS logic low, $\mathrm{V}_{\text {TTLLow }}=\sim<0.8 \mathrm{~V}$, input applied to the Q1 emitter will drive it on. This causes the level translator output, the Q1 collector output to settle to $\mathrm{V}_{\text {CESATQ1 }}+$ $V_{\text {ttlow }}=<\sim 2 \mathrm{~V}$, which is sufficiently low to be correctly interpreted as a high voltage CMOS logic low $\left(<1 / 3 \mathrm{~V}_{c c}=5 \mathrm{~V}\right.$ for $\mathrm{V}_{\mathrm{cc}}=15 \mathrm{~V}$ given in the IXDD514/IXDE514 Data Sheet.)

A TTL high, $\mathrm{V}_{\text {TTLHIGH }}=>\sim 2.4 \mathrm{~V}$, or a 5 V CMOS high,
$\mathrm{V}_{\text {5VСмоsнін }}=\sim>3.5 \mathrm{~V}$, applied to the EN input of the circuit in
Figure 29 will cause Q1 to be biased off. This results in Q1 collector being pulled up by R 3 to $\mathrm{V}_{\mathrm{cc}}=15 \mathrm{~V}$, and provides a high voltage CMOS logic high output. The high voltage CMOS logical EN output applied to the IXDD514/IXDE514 EN input will enable it, allowing the gate driver to fully function as an 8 Amp output driver.

The total component cost of the circuit in Figure 30 is less than $\$ 0.10$ if purchased in quantities $>1 \mathrm{~K}$ pieces. It is recommended that the physical placement of the level translator circuit be placed close to the source of the TTL or CMOS logic circuits to maximize noise rejection.

Figure 30 - TTL to High Voltage CMOS Level Translator



## PRELIMINARYTECHNICALINFORMATION

The product presented herein is under development. The Technical Specifications offered are derived from data gathered during objective characterizations of preliminary engineering lots; but also may yet contain some information supplied during a pre-production design evaluation. IXYS reserves the right to change limits, test conditions, and dimensions without notice.

IXYS Corporation
3540 Bassett St; Santa Clara, CA 95054
Tel: 408-982-0700; Fax: 408-496-0670
e-mail: sales@ixys.net www.ixys.com

IXYS Semiconductor GmbH
Edisonstrasse15; D-68623; Lampertheim
Tel: +49-6206-503-0; Fax: +49-6206-503627
e-mail: marcom@ixys.de


[^0]:    * United States Patent 6,917,227

