## Features

■ Supports bus operation up to 250 MHz
■ Available speed grades are 250, 200, and 167 MHz

- Registered inputs and outputs for pipelined operation

■ Optimal for performance (double-cycle deselect)
■ Depth expansion without wait state
■ 3.3 V core power supply $\left(\mathrm{V}_{\mathrm{DD}}\right)$
■ 2.5 V or 3.3 V I/O power supply ( $\mathrm{V}_{\mathrm{DDQ}}$ )
■ Fast clock-to-output times
口 2.6 ns (for 250 MHz device)

- Provides high performance 3-1-1-1 access rate

■ User selectable burst counter supporting Intel ${ }^{\circledR}$ Pentium ${ }^{\circledR}$ Interleaved or linear burst sequences

■ Separate processor and controller address strobes
■ Synchronous self-timed writes
■ Asynchronous output enable
■ CY7C1386D/CY7C1387D available in JEDEC-standard Pb-free 100-pin TQFP, Pb-free and non Pb-free 165-ball FBGA package. CY7C1386F/CY7C1387F available in Pb-free and non Pb-free 119-ball BGA package

■ IEEE 1149.1 JTAG-compatible boundary scan

- ZZ sleep mode option


## Functional Description

The CY7C1386D/CY7C1387D/CY7C1386F/CY7C1387F SRAM ${ }^{[1]}$ integrates $512 \mathrm{~K} \times 36 / 1 \mathrm{M} \times 18$ SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive edge triggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining chip enable ( $\overline{\mathrm{CE}}_{1}$ ), depth expansion chip enables ( $\mathrm{CE}_{2}$ and $\overline{\mathrm{CE}}_{3}{ }^{[2]}$ ), burst control inputs ( $\overline{\mathrm{ADSC}}$, $\overline{\mathrm{ADSP}}$, and $\overline{\mathrm{ADV}}$ ), write enables ( $\overline{\mathrm{BW}}_{\mathrm{X}}$, and $\overline{\mathrm{BWE}}$ ), and global write ( $\overline{\mathrm{GW}}$ ). Asynchronous inputs include the output enable ( $\overline{\mathrm{OE}})$ and the ZZ pin.

Addresses and chip enables are registered at rising edge of clock when either address strobe processor ( $\overline{\mathrm{ADSP}}$ ) or address strobe controller ( $\overline{\mathrm{ADSC}}$ ) are active. Subsequent burst addresses can be internally generated as controlled by the advance pin ( $\overline{\mathrm{ADV}}$ ).
Address, data inputs, and write controls are registered on-chip to initiate a self timed write cycle.This part supports byte write operations (see on page 4 and Truth Table on page 11 for further details). Write cycles can be one to four bytes wide as controlled by the byte write control inputs. GW active LOW causes all bytes to be written. This device incorporates an additional pipelined enable register which delays turning off the output buffers an additional cycle when a deselect is executed. This feature allows depth expansion without penalizing system performance.

The CY7C1386D/CY7C1387D/CY7C1386F/CY7C1387F operates from $\mathrm{a}+3.3 \mathrm{~V}$ core power supply while all outputs operate with $\mathrm{a}+3.3 \mathrm{~V}$ or +2.5 V supply. All inputs and outputs are JEDEC-standard and JESD8-5-compatible.

## Selection Guide

| Description | $\mathbf{2 5 0} \mathbf{~ M H z}$ | $\mathbf{2 0 0} \mathbf{~ M H z}$ | $\mathbf{1 6 7} \mathbf{~ M H z}$ | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Maximum access time | 2.6 | 3.0 | 3.4 | ns |
| Maximum operating current | 350 | 300 | 275 | mA |
| Maximum CMOS standby current | 70 | 70 | 70 | $\mathbf{m A}$ |

[^0]CY7C1386D, CY7C1386F
CY7C1387D, CY7C1387F

Logic Block Diagram - CY7C1386D/CY7C1386F ${ }^{[3]}$ (512 K $\times 36$ )


Logic Block Diagram - CY7C1387D/CY7C1387F ${ }^{[3]}$ (1 M $\times 18$ )


Note
3. CY7C1386F and CY7C1387F have only 1 Chip Enable $\left(\overline{C E}_{1}\right)$.

## Contents

Pin Configurations ..... 4
Pin Definitions ..... 7
Functional Overview ..... 8
Single Read Accesses ..... 8
Single Write Accesses Initiated by ADSP ..... 9
Single Write Accesses Initiated by ADSC ..... 9
Burst Sequences ..... 9
Sleep Mode ..... 9
Interleaved Burst Address Table
(MODE = Floating or VDD) ..... 10
Linear Burst Address Table (MODE = GND) ..... 10
ZZ Mode Electrical Characteristics ..... 10
Truth Table ..... 11
Truth Table for Read/Write ..... 12
Truth Table for Read/Write ..... 12
IEEE 1149.1 Serial Boundary Scan (JTAG) ..... 13
Disabling the JTAG Feature ..... 13
Test Access Port (TAP) ..... 13
PERFORMING A TAP RESET ..... 13
TAP REGISTERS ..... 13
TAP Instruction Set ..... 13
TAP Controller State Diagram ..... 15
TAP Controller Block Diagram ..... 15
TAP Timing Diagram ..... 15
TAP AC Switching Characteristics ..... 16
3.3 V TAP AC Test Conditions ..... 17
3.3 V TAP AC Output Load Equivalent ..... 17
2.5 V TAP AC Test Conditions ..... 17
2.5 V TAP AC Output Load Equivalent ..... 17
TAP DC Electrical Characteristics and Operating Conditions ..... 17
Identification Register Definitions ..... 18
Scan Register Sizes ..... 18
Identification Codes ..... 18
Boundary Scan Order ..... 19
Boundary Scan Order ..... 20
Maximum Ratings ..... 21
Operating Range ..... 21
Electrical Characteristics ..... 21
Capacitance ..... 22
Thermal Resistance ..... 22
AC Test Loads and Waveforms ..... 23
Switching Characteristics ..... 24
Switching Waveforms ..... 25
Ordering Information ..... 29
Ordering Code Definitions ..... 29
Package Diagrams ..... 30
Acronyms ..... 33
Document Conventions ..... 33
Units of Measure ..... 33
Document History Page ..... 34
Sales, Solutions, and Legal Information ..... 36
Worldwide Sales and Design Support ..... 36
Products ..... 36
PSoC Solutions ..... 36

CY7C1386D, CY7C1386F
CY7C1387D, CY7C1387F

## Pin Configurations

Figure 1. 100-pin TQFP (3 Chip Enable)


CY7C1386D, CY7C1386F
CY7C1387D, CY7C1387F

Pin Configurations (continued)
Figure 2. 119-ball BGA (1 Chip Enable)
CY7C1386F (512 K $\times 36$ )

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | $\mathrm{V}_{\mathrm{DDQ}}$ | A | A | $\overline{\text { ADSP }}$ | A | A | $\mathrm{V}_{\mathrm{DDQ}}$ |
| B | NC/288M | A | A | $\overline{\text { ADSC }}$ | A | A | NC/576M |
| C | NC/144M | A | A | $V_{\text {DD }}$ | A | A | NC/1G |
| D | $\mathrm{DQ}_{\mathrm{C}}$ | $\mathrm{DQP}_{\mathrm{C}}$ | $\mathrm{V}_{\mathrm{SS}}$ | NC | $\mathrm{V}_{\text {SS }}$ | $\mathrm{DQP}_{\mathrm{B}}$ | $\mathrm{DQ}_{\mathrm{B}}$ |
| E | $\mathrm{DQ}_{\mathrm{C}}$ | $\mathrm{DQ}_{\mathrm{C}}$ | $\mathrm{V}_{\text {SS }}$ | $\overline{\mathrm{CE}}_{1}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{DQ}_{\mathrm{B}}$ | $\mathrm{DQ}_{\mathrm{B}}$ |
| F | $\mathrm{V}_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{C}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\overline{\mathrm{OE}}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{DQ}_{\mathrm{B}}$ | $\mathrm{V}_{\text {DDQ }}$ |
| G | $\mathrm{DQ}_{\mathrm{C}}$ | $\mathrm{DQ}_{\mathrm{C}}$ | $\overline{\mathrm{BW}}_{\mathrm{C}}$ | $\overline{\text { ADV }}$ | $\overline{\mathrm{BW}}_{\mathrm{B}}$ | $\mathrm{DQ}_{\mathrm{B}}$ | $\mathrm{DQ}_{\mathrm{B}}$ |
| H | $\mathrm{DQ}_{\mathrm{C}}$ | $\mathrm{DQ}_{\mathrm{C}}$ | $\mathrm{V}_{\text {SS }}$ | $\overline{\mathrm{GW}}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{DQ}_{\mathrm{B}}$ | $\mathrm{DQ}_{\mathrm{B}}$ |
| J | $\mathrm{V}_{\mathrm{DDQ}}$ | $\mathrm{V}_{\mathrm{DD}}$ | NC | $V_{D D}$ | NC | $V_{D D}$ | $\mathrm{V}_{\text {DDQ }}$ |
| K | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{V}_{\text {SS }}$ | CLK | $\mathrm{V}_{\text {SS }}$ | $\mathrm{DQ}_{\mathrm{A}}$ | $\mathrm{DQ}_{\mathrm{A}}$ |
| L | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{DQ}_{\mathrm{D}}$ | $\overline{\mathrm{BW}}_{\mathrm{D}}$ | NC | $\overline{\mathrm{BW}}_{\mathrm{A}}$ | $\mathrm{DQ}_{\mathrm{A}}$ | $\mathrm{DQ}_{\mathrm{A}}$ |
| M | $\mathrm{V}_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{V}_{S S}$ | $\overline{\text { BWE }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{DQ}_{\mathrm{A}}$ | $\mathrm{V}_{\mathrm{DDQ}}$ |
| N | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{V}_{\mathrm{SS}}$ | A1 | $\mathrm{V}_{\text {SS }}$ | $\mathrm{DQ}_{\mathrm{A}}$ | $\mathrm{DQ}_{\mathrm{A}}$ |
| P | $\mathrm{DQ}_{\mathrm{D}}$ | DQP ${ }_{\text {D }}$ | $\mathrm{V}_{\mathrm{SS}}$ | A0 | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{DQP}_{\mathrm{A}}$ | $\mathrm{DQ}_{\mathrm{A}}$ |
| R | NC | A | MODE | $V_{\text {DD }}$ | NC | A | NC |
| T | NC | NC/72M | A | A | A | NC/36M | zz |
| U | $\mathrm{V}_{\text {DDQ }}$ | TMS | TDI | TCK | TDO | NC | $\mathrm{V}_{\mathrm{DDQ}}$ |

CY7C1387F ( $1 \mathrm{M} \times 18$ )

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | $\mathrm{V}_{\text {DDQ }}$ | A | A | $\overline{\text { ADSP }}$ | A | A | $\mathrm{V}_{\text {DDQ }}$ |
| B | NC/288M | A | A | $\overline{\text { ADSC }}$ | A | A | NC/576M |
| C | NC/144M | A | A | $\mathrm{V}_{\mathrm{DD}}$ | A | A | NC/1G |
| D | $\mathrm{DQ}_{\mathrm{B}}$ | NC | $\mathrm{V}_{\text {SS }}$ | NC | $\mathrm{V}_{\text {SS }}$ | $\mathrm{DQP}_{\mathrm{A}}$ | NC |
| E | NC | $\mathrm{DQ}_{\mathrm{B}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\overline{\mathrm{CE}}_{1}$ | $\mathrm{V}_{\text {SS }}$ | NC | $\mathrm{DQ}_{\mathrm{A}}$ |
| F | $\mathrm{V}_{\mathrm{DDQ}}$ | NC | $\mathrm{V}_{S S}$ | $\overline{\mathrm{OE}}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{DQ}_{\mathrm{A}}$ | $V_{\text {DDQ }}$ |
| G | NC | $\mathrm{DQ}_{\mathrm{B}}$ | $\overline{\mathrm{BW}}_{\mathrm{B}}$ | $\overline{\text { ADV }}$ | NC | NC | $\mathrm{DQ}_{\mathrm{A}}$ |
| H | $\mathrm{DQ}_{\mathrm{B}}$ | NC | $\mathrm{V}_{\text {SS }}$ | GW | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{DQ}_{\mathrm{A}}$ | NC |
| J | $\mathrm{V}_{\text {DDQ }}$ | $\mathrm{V}_{\mathrm{DD}}$ | NC | $\mathrm{V}_{\text {D }}$ | NC | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\text {DDQ }}$ |
| K | NC | $\mathrm{DQ}_{\mathrm{B}}$ | $\mathrm{V}_{\mathrm{SS}}$ | CLK | $\mathrm{V}_{\mathrm{SS}}$ | NC | $\mathrm{DQ}_{\mathrm{A}}$ |
| L | $\mathrm{DQ}_{\mathrm{B}}$ | NC | NC | NC | $\overline{\mathrm{BW}}_{\mathrm{A}}$ | $\mathrm{DQ}_{\mathrm{A}}$ | NC |
| M | $V_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{B}}$ | $\mathrm{V}_{\text {SS }}$ | $\overline{\text { BWE }}$ | $\mathrm{V}_{\text {SS }}$ | NC | $\mathrm{V}_{\mathrm{DDQ}}$ |
| N | $\mathrm{DQ}_{\mathrm{B}}$ | NC | $\mathrm{V}_{\mathrm{SS}}$ | A1 | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{DQ}_{\mathrm{A}}$ | NC |
| P | NC | $\mathrm{DQP}_{\mathrm{B}}$ | $\mathrm{V}_{\mathrm{ss}}$ | A0 | $\mathrm{V}_{\text {Ss }}$ | NC | $\mathrm{DQ}_{\mathrm{A}}$ |
| R | NC | A | MODE | $\mathrm{V}_{\mathrm{DD}}$ | NC | A | NC |
| T | NC/72M | A | A | NC/36M | A | A | ZZ |
| U | $\mathrm{V}_{\text {DDQ }}$ | TMS | TDI | TCK | TDO | NC | $\mathrm{V}_{\text {DDQ }}$ |

CY7C1386D, CY7C1386F
CY7C1387D, CY7C1387F

Pin Configurations (continued)
Figure 3. 165-ball FBGA (3 Chip Enable)
CY7C1386D ( $512 \mathrm{~K} \times 36$ )

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | NC/288M | A | $\overline{C E}_{1}$ | $\overline{B W}_{C}$ | $\overline{B W}_{B}$ | $\overline{\mathrm{CE}}_{3}$ | $\overline{\text { BWE }}$ | $\overline{\text { ADSC }}$ | $\overline{\text { ADV }}$ | A | NC |
| B | NC/144M | A | $\mathrm{CE}_{2}$ | $\overline{\mathrm{BW}}_{\mathrm{D}}$ | $\overline{\mathrm{BW}}_{\mathrm{A}}$ | CLK | $\overline{\text { GW }}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { ADSP }}$ | A | NC/512M |
| C | $\mathrm{DQP}_{\mathrm{C}}$ | NC | $\mathrm{V}_{\text {DDQ }}$ | $V_{S S}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $V_{\text {DDQ }}$ | NC/1G | $\mathrm{DQP}_{\mathrm{B}}$ |
| D | $\mathrm{DQ}_{\mathrm{C}}$ | $\mathrm{DQ}_{\mathrm{C}}$ | $\mathrm{V}_{\mathrm{DDQ}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{B}}$ | $\mathrm{DQ}_{\mathrm{B}}$ |
| E | $\mathrm{DQ}_{\mathrm{C}}$ | $\mathrm{DQ}_{\mathrm{C}}$ | $\mathrm{V}_{\mathrm{DDQ}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $V_{S S}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{B}}$ | $\mathrm{DQ}_{\mathrm{B}}$ |
| F | $\mathrm{DQ}_{\mathrm{C}}$ | $\mathrm{DQ}_{\mathrm{C}}$ | $V_{\text {DDQ }}$ | $V_{D D}$ | $V_{S S}$ | $V_{S S}$ | $V_{S S}$ | $V_{\text {DD }}$ | $V_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{B}}$ | $\mathrm{DQ}_{\mathrm{B}}$ |
| G | $\mathrm{DQ}_{\mathrm{C}}$ | $\mathrm{DQ}_{\mathrm{C}}$ | $\mathrm{V}_{\mathrm{DDQ}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DDQ}}$ | $\mathrm{DQ}_{\mathrm{B}}$ | $\mathrm{DQ}_{\mathrm{B}}$ |
| H | NC | NC | NC | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{S S}$ | $V_{D D}$ | NC | NC | ZZ |
| J | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{V}_{\mathrm{DDQ}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $V_{\text {SS }}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DDQ}}$ | $\mathrm{DQ}_{\mathrm{A}}$ | $\mathrm{DQ}_{\mathrm{A}}$ |
| K | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{V}_{\text {DDQ }}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{A}}$ | $\mathrm{DQ}_{\mathrm{A}}$ |
| L | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{V}_{\text {DDQ }}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{A}}$ | $\mathrm{DQ}_{\mathrm{A}}$ |
| M | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{DQ}_{\mathrm{D}}$ | $\mathrm{V}_{\text {DDQ }}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{S S}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{A}}$ | $\mathrm{DQ}_{\mathrm{A}}$ |
| N | $\mathrm{DQP}_{\mathrm{D}}$ | NC | $\mathrm{V}_{\mathrm{DDQ}}$ | $\mathrm{V}_{\mathrm{SS}}$ | NC | A | NC | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{DDQ}}$ | NC | $\mathrm{DQP}_{\mathrm{A}}$ |
| P | NC | NC/72M | A | A | TDI | A1 | TDO | A | A | A | A |
| R | MODE | NC/36M | A | A | TMS | A0 | TCK | A | A | A | A |

CY7C1387D ( $1 \mathrm{M} \times 18$ )

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | NC/288M | A | $\overline{\mathrm{CE}}_{1}$ | $\overline{\mathrm{BW}}_{\mathrm{B}}$ | NC | $\overline{\mathrm{CE}}_{3}$ | $\overline{\text { BWE }}$ | $\overline{\text { ADSC }}$ | $\overline{\text { ADV }}$ | A | A |
| B | NC/144M | A | $\mathrm{CE}_{2}$ | NC | $\overline{\mathrm{BW}}_{\mathrm{A}}$ | CLK | $\overline{\mathrm{GW}}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { ADSP }}$ | A | NC/576M |
| C | NC | NC | $\mathrm{V}_{\text {DDQ }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $V_{\text {DDQ }}$ | NC/1G | $\mathrm{DQP}_{\mathrm{A}}$ |
| D | NC | $\mathrm{DQ}_{\mathrm{B}}$ | $V_{\text {DDQ }}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\text {SS }}$ | $V_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{DD}}$ | $V_{\text {DDQ }}$ | NC | $\mathrm{DQ}_{\mathrm{A}}$ |
| E | NC | $\mathrm{DQ}_{\mathrm{B}}$ | $V_{\text {DDQ }}$ | $V_{D D}$ | $\mathrm{V}_{\text {SS }}$ | $V_{S S}$ | $\mathrm{V}_{\text {SS }}$ | $V_{D D}$ | $V_{\text {DDQ }}$ | NC | $\mathrm{DQ}_{\mathrm{A}}$ |
| F | NC | $\mathrm{DQ}_{\mathrm{B}}$ | $V_{\text {DDQ }}$ | $V_{D D}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{SS}}$ | $V_{D D}$ | $V_{\text {DDQ }}$ | NC | $\mathrm{DQ}_{\mathrm{A}}$ |
| G | NC | $\mathrm{DQ}_{\mathrm{B}}$ | $\mathrm{V}_{\text {DDQ }}$ | $V_{D D}$ | $V_{S S}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DDQ}}$ | NC | $\mathrm{DQ}_{\mathrm{A}}$ |
| H | NC | NC | NC | $V_{D D}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{DD}}$ | NC | NC | ZZ |
| J | $\mathrm{DQ}_{\mathrm{B}}$ | NC | $\mathrm{V}_{\text {DDQ }}$ | $\mathrm{V}_{\mathrm{DD}}$ | ${ }^{\prime} \mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $V_{D D}$ | $V_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{A}}$ | NC |
| K | $\mathrm{DQ}_{\mathrm{B}}$ | NC | $\mathrm{V}_{\text {DDQ }}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $V_{\text {SS }}$ | $\mathrm{V}_{\mathrm{DD}}$ | $V_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{A}}$ | NC |
| L | $\mathrm{DQ}_{\mathrm{B}}$ | NC | $V_{\text {DDQ }}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $V_{D D}$ | $V_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{A}}$ | NC |
| M | $\mathrm{DQ}_{\mathrm{B}}$ | NC | $V_{\text {DDQ }}$ | $V_{D D}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{S S}$ | $V_{D D}$ | $V_{\text {DDQ }}$ | $\mathrm{DQ}_{\mathrm{A}}$ | NC |
| N | $\mathrm{DQP}_{\mathrm{B}}$ | NC | $\mathrm{V}_{\mathrm{DDQ}}$ | $\mathrm{V}_{\mathrm{SS}}$ | NC | A | NC | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\text {DDQ }}$ | NC | NC |
| P | NC | NC/72M | A | A | TDI | A1 | TDO | A | A | A | A |
| R | MODE | NC/36M | A | A | TMS | A0 | TCK | A | A | A | A |

## Pin Definitions

| Name | I/O | Description |
| :---: | :---: | :---: |
| $\mathrm{A}_{0}, \mathrm{~A}_{1}, \mathrm{~A}$ | InputSynchronous | Address inputs used to select one of the address locations. Sampled at the rising edge of the CLK if $\overline{\mathrm{ADSP}}$ or $\overline{\mathrm{ADSC}}$ is active LOW, and $\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}$, and $\overline{C E}_{3}{ }^{[4]}$ are sampled active. A 1 : A 0 are fed to the two-bit counter. |
| $\overline{\mathrm{BW}}_{\mathrm{A}}^{\mathrm{B}}, \overline{\mathrm{BW}}_{\mathrm{B}}, \overline{\mathrm{BW}}_{\mathrm{D}},$ | InputSynchronous | Byte write select inputs, active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK. |
| $\overline{\mathrm{GW}}$ | Input- <br> Synchronous | Global write enable input, active LOW. When asserted LOW on the rising edge of CLK, a global write is conducted (all bytes are written, regardless of the values on $\overline{\mathrm{BW}}_{\mathrm{X}}$ and $\overline{\mathrm{BWE}}^{\text {) }}$. |
| $\overline{\text { BWE }}$ | InputSynchronous | Byte write enable input, active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write. |
| CLK | Input- <br> Clock | Clock input. Used to capture all synchronous inputs to the device. Also used to increment the burst counter when $\overline{\mathrm{ADV}}$ is asserted LOW, during a burst operation. |
| $\overline{\mathrm{CE}}_{1}$ | Input- <br> Synchronous | Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE $_{2}$ and $\overline{\mathrm{CE}}_{3}{ }^{[4]}$ to select or deselect the device. $\overline{\mathrm{ADSP}}$ is ignored if $\overline{\mathrm{CE}}_{1}$ is $\mathrm{HIGH} . \overline{\mathrm{CE}}_{1}$ is sampled only when a new external address is loaded. |
| $\mathrm{CE}_{2}{ }^{[4]}$ | Input- <br> Synchronous | Chip enable 2 input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}}_{3}{ }^{[4]}$ to select or deselect the device. $\mathrm{CE}_{2}$ is sampled only when a new external address is loaded. |
| $\overline{\mathrm{CE}}_{3}{ }^{[4]}$ | InputSynchronous | Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\mathrm{CE}}_{1}$ and $\mathrm{CE}_{2}$ to select or deselect the device. Not connected for BGA. Where referenced, $\mathrm{CE}_{3}{ }^{[4]}$ is assumed active throughout this document for BGA. $\mathrm{CE}_{3}$ is sampled only when a new external address is loaded. |
| $\overline{\mathrm{OE}}$ | Input- <br> Asynchronous | Output enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, DQ pins are tristated, and act as input data pins. $\overline{O E}$ is masked during the first clock of a read cycle when emerging from a deselected state. |
| $\overline{\text { ADV }}$ | InputSynchronous | Advance input signal, sampled on the rising edge of CLK, active LOW. When asserted, it automatically increments the address in a burst cycle. |
| $\overline{\text { ADSP }}$ | Input- <br> Synchronous | Address strobe from processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1: A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when $\mathrm{CE}_{1}$ is deasserted HIGH. |
| $\overline{\text { ADSC }}$ | Input- <br> Synchronous | Address strobe from controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1: A0 are also loaded into the burst counter. When $\overline{\text { ADSP }}$ and $\overline{\text { ADSC }}$ are both asserted, only $\overline{\text { ADSP }}$ is recognized. |
| ZZ | Input- <br> Asynchronous | ZZ sleep input, active HIGH. When asserted HIGH places the device in a non-time critical sleep condition with data integrity preserved. For normal operation, this pin has to be LOW. ZZ pin has an internal pull down. |
| $\begin{aligned} & \text { DQs, } \\ & \text { DQP }_{X} \end{aligned}$ | I/O- <br> Synchronous | Bidirectional data I/O lines. As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by $\overline{\mathrm{OE}}$. When $\overline{\mathrm{OE}}$ is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP $\mathrm{X}_{\mathrm{X}}$ are placed in a tristate condition. |
| $\mathrm{V}_{\mathrm{DD}}$ | Power Supply | Power supply inputs to the core of the device. |
| $V_{S S}$ | Ground | Ground for the core of the device. |
| $\mathrm{V}_{\text {SSQ }}$ | I/O Ground | Ground for the I/O circuitry. |
| $\mathrm{V}_{\text {DDQ }}$ | I/O Power Supply | Power supply for the I/O circuitry. |

[^1]
## Pin Definitions (continued)

| Name | I/O | Description |
| :---: | :---: | :---: |
| MODE | Input- <br> Static | Selects burst order. When tied to GND selects linear burst sequence. When tied to $\mathrm{V}_{\mathrm{DD}}$ or left floating selects interleaved burst sequence. This is a strap pin and must remain static during device operation. Mode pin has an internal pull up. |
| TDO | JTAG serial output Synchronous | Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK. If the JTAG feature is not used, this pin must be disconnected. This pin is not available on TQFP packages. |
| TDI | $\begin{gathered} \hline \text { JTAG serial } \\ \text { input } \\ \text { Synchronous } \\ \hline \end{gathered}$ | Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not used, this pin can be disconnected or connected to $V_{D D}$. This pin is not available on TQFP packages. |
| TMS | $\begin{aligned} & \hline \text { JTAG serial } \\ & \text { input } \\ & \text { Synchronous } \\ & \hline \end{aligned}$ | Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not used, this pin can be disconnected or connected to $V_{D D}$. This pin is not available on TQFP packages. |
| TCK | JTAGClock | Clock input to the JTAG circuitry. If the JTAG feature is not used, this pin must be connected to $V_{\text {SS }}$. This pin is not available on TQFP packages. |
| NC | - | No Connects. Not internally connected to the die. |
| $\begin{gathered} \hline \mathrm{NC} /(36 \mathrm{M}, \\ 72 \mathrm{M}, \\ 144 \mathrm{M}, \\ 288 \mathrm{M}, \\ 576 \mathrm{M}, 1 \mathrm{G}) \end{gathered}$ | - | These pins are not connected. They are used for expansion up to 36 M, 72 M, $144 \mathrm{M}, 288 \mathrm{M}, 576 \mathrm{M}$, and 1 G densities. |

## Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock.
The CY7C1386D/CY7C1387D/CY7C1386F/CY7C1387F supports secondary cache in systems using either a linear or interleaved burst sequence. The interleaved burst order supports Pentium ${ }^{\circledR}$ and $1486^{\text {TM }}$ processors. The linear burst sequence is suited for processors that use a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the processor address strobe ( $\overline{\mathrm{ADSP}}$ ) or the controller address strobe ( $\overline{\mathrm{ADSC}}$ ). Address advancement through the burst sequence is controlled by the $\overline{\mathrm{ADV}}$ input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.
Byte write operations are qualified with the byte write enable ( $\overline{\mathrm{BWE}})$ and byte write select $\left(\overline{\mathrm{BW}}_{\mathrm{X}}\right)$ inputs. A global write enable ( $\overline{\mathrm{GW}}$ ) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self timed write circuitry.
Synchronous chip selects $\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}, \overline{\mathrm{CE}}_{3}{ }^{[5]}$ and an asynchronous output enable ( $\overline{\mathrm{OE}})$ provide for easy bank selection and output tristate control. $\overline{\mathrm{ADSP}}$ is ignored if $\overline{\mathrm{CE}}_{1}$ is HIGH.

## Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) $\overline{\mathrm{ADSP}}$ or $\overline{\mathrm{ADSC}}$ is asserted LOW, (2) chip selects are all asserted active, and (3) the write signals (GW, $\overline{\mathrm{BWE}}$ ) are all deasserted HIGH. $\overline{\mathrm{ADSP}}$ is ignored if $\overline{\mathrm{CE}}_{1}$ is HIGH . The address presented to the address inputs is stored into the address advancement logic and the address register while being presented to the memory core. The corresponding data is allowed to propagate to the input of the output registers. At the rising edge of the next clock the data is allowed to propagate through the output register and onto the data bus within $\mathrm{t}_{\mathrm{CO}}$ if $\overline{\mathrm{OE}}$ is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always tristated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the $\overline{\mathrm{OE}}$ signal. Consecutive single read cycles are supported.
The CY7C1386D/CY7C1387D/CY7C1386F/CY7C1387F is a double cycle deselect part. After the SRAM is deselected at clock rise by the chip select and either $\overline{\text { ADSP }}$ or $\overline{\text { ADSC signals, its }}$ output tristates immediately after the next clock rise.

[^2]
## Single Write Accesses Initiated by ADSP

This access is initiated when both of the following conditions are satisfied at clock rise: (1) $\overline{\text { ADSP }}$ is asserted LOW and (2) chip select is asserted active. The address presented is loaded into the address register and the address advancement logic while being delivered to the memory core. The write signals ( $\overline{\mathrm{GW}}$, $\overline{\mathrm{BWE}}^{\mathrm{B}}$, and $\overline{\mathrm{BW}}_{\mathrm{X}}$ ) and $\overline{\mathrm{ADV}}^{\text {inputs are ignored during this first }}$ cycle.
$\overline{\text { ADSP }}$ triggered write accesses require two clock cycles to complete. If $\overline{G W}$ is asserted LOW on the second clock rise, the data presented to the $D Q_{\mathrm{X}}$ inputs is written into the corresponding address location in the memory core. If $\overline{\mathrm{GW}}$ is HIGH, the write operation is controlled by $\overline{\mathrm{BWE}}^{\text {and }} \overline{\mathrm{BW}}_{\mathrm{X}}$ signals.
The CY7C1386D/CY7C1387D/CY7C1386F/CY7C1387F provides byte write capability that is described in the write cycle description table. Asserting the byte write enable input ( $\overline{\mathrm{BWE}}$ ) with the selected byte write input, selectively writes to the desired bytes. Bytes not selected during a byte write operation remains unaltered. A synchronous self timed write mechanism has been provided to simplify the write operations.

The CY7C1386D/CY7C1387D/CY7C1386F/CY7C1387F is a common I/O device, the output enable ( $\overline{\mathrm{OE}})$ must be deasserted HIGH before presenting data to the DQ inputs. This tristates the output drivers. As a safety precaution, DQ are automatically tristated whenever a write cycle is detected, regardless of the state of $\overline{\mathrm{OE}}$.

## Single Write Accesses Initiated by ADSC

$\overline{\mathrm{ADSC}}$ write accesses are initiated when the following conditions are satisfied: (1) $\overline{\text { ADSC }}$ is asserted LOW, (2) $\overline{\text { ADSP }}$ is deasserted HIGH, (3) chip select is asserted active, and (4) the appropriate combination of the write inputs ( $\overline{\mathrm{GW}}, \overline{\mathrm{BWE}}$, and $\overline{\mathrm{BW}}_{\mathrm{X}}$ ) are asserted active to conduct a write to the desired byte(s). ADSC triggered write accesses require a single clock cycle to complete. The address presented is loaded into the address register and the address advancement logic while being delivered to the memory core. The $\overline{A D V}$ input is ignored during this cycle. If a global write is conducted, the data presented to the $D Q_{X}$ is written into the corresponding address location in the memory
core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation remains unaltered. A synchronous self timed write mechanism has been provided to simplify the write operations.
The CY7C1386D/CY7C1387D/CY7C1386F/CY7C1387F is a common I/O device, the output enable ( $\overline{\mathrm{OE}})$ must be deasserted HIGH before presenting data to the $D Q_{X}$ inputs. This tristates the output drivers. As a safety precaution, $\mathrm{DQ}_{\mathrm{X}}$ are automatically tristated whenever a write cycle is detected, regardless of the state of $\overline{\mathrm{OE}}$.

## Burst Sequences

The CY7C1386D/CY7C1387D/CY7C1386F/CY7C1387F provides a two-bit wraparound counter, fed by $\mathrm{A}_{[1: 0]}$, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input.
Asserting $\overline{\text { ADV }}$ LOW at clock rise automatically increments the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.

## Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation sleep mode. Two clock cycles are required to enter into or exit from this sleep mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the sleep mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the sleep mode. $\overline{\mathrm{CEs}}, \overline{\mathrm{ADSP}}$, and $\overline{A D S C}$ must remain inactive for the duration of $t_{\text {ZZREC }}$ after the ZZ input returns LOW.

Interleaved Burst Address Table
(MODE = Floating or $V_{D D}$ )

| First <br> Address <br> A1: A0 | Second <br> Address <br> A1: A0 | Third <br> Address <br> A1: A0 | Fourth <br> Address <br> A1: A0 |
| :---: | :---: | :---: | :---: |
| 00 | 01 | 10 | 11 |
| 01 | 00 | 11 | 10 |
| 10 | 11 | 00 | 01 |
| 11 | 10 | 01 | 00 |

Linear Burst Address Table (MODE = GND)

| First <br> Address <br> A1: A0 | Second <br> Address <br> A1: A0 | Third <br> Address <br> A1: A0 | Fourth <br> Address <br> A1: A0 |
| :---: | :---: | :---: | :---: |
| 00 | 01 | 10 | 11 |
| 01 | 10 | 11 | 00 |
| 10 | 11 | 00 | 01 |
| 11 | 00 | 01 | 10 |

ZZ Mode Electrical Characteristics

| Parameter | Description | Test Conditions | Min | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $I_{\mathrm{DDZZ}}$ | Sleep mode standby current | $\mathrm{ZZ} \geq \mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$ | - | 80 | mA |
| $\mathrm{t}_{\mathrm{ZZS}}$ | Device operation to ZZ | $\mathrm{ZZ} \geq \mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$ | - | $2 \mathrm{t}_{\mathrm{CYC}}$ | ns |
| $\mathrm{t}_{\mathrm{ZZREC}}$ | $Z \mathrm{ZZ}$ recovery time | $\mathrm{ZZ} \leq 0.2 \mathrm{~V}$ | $2 \mathrm{t}_{\mathrm{CYC}}$ | - | ns |
| $\mathrm{t}_{\mathrm{ZZI}}$ | ZZ Active to sleep current | This parameter is sampled | - | $2 \mathrm{t}_{\mathrm{CYC}}$ | ns |
| $\mathrm{t}_{\mathrm{RZZI}}$ | ZZ Inactive to exit sleep current | This parameter is sampled | 0 | - | ns |

## Truth Table

The Truth Table for CY7C1386D, CY7C1386F, CY7C1387D, and CY7C1387F follow. $[6,7,8,9,10$ ]

| Operation | Add. Used | $\overline{C E}_{1}$ | $\mathrm{CE}_{2}$ | $\mathrm{CE}_{3}$ | ZZ | ADSP | $\overline{\text { ADSC }}$ | $\overline{\text { ADV }}$ | WRITE | $\overline{\mathrm{OE}}$ | CLK | DQ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Deselect cycle, power-down | None | H | X | X | L | X | L | X | X | X | L-H | Tristate |
| Deselect cycle, power-down | None | L | L | X | L | L | X | X | X | X | L-H | Tristate |
| Deselect cycle, power-down | None | L | X | H | L | L | X | X | X | X | L-H | Tristate |
| Deselect cycle, power-down | None | L | L | X | L | H | L | X | X | X | L-H | Tristate |
| Deselect cycle, power-down | None | L | X | H | L | H | L | X | X | X | L-H | Tristate |
| Sleep mode, power-down | None | X | X | X | H | X | X | X | X | X | X | Tristate |
| Read cycle, begin burst | External | L | H | L | L | L | X | X | X | L | L-H | Q |
| Read cycle, begin burst | External | L | H | L | L | L | X | X | X | H | L-H | Tristate |
| Write cycle, begin burst | External | L | H | L | L | H | L | X | L | X | L-H | D |
| Read cycle, begin burst | External | L | H | L | L | H | L | X | H | L | L-H | Q |
| Read cycle, begin burst | External | L | H | L | L | H | L | X | H | H | L-H | Tristate |
| Read cycle, continue burst | Next | X | X | X | L | H | H | L | H | L | L-H | Q |
| Read cycle, continue burst | Next | X | X | X | L | H | H | L | H | H | L-H | Tristate |
| Read cycle, continue burst | Next | H | X | X | L | X | H | L | H | L | L-H | Q |
| Read cycle, continue burst | Next | H | X | X | L | X | H | L | H | H | L-H | Tristate |
| Write cycle, continue burst | Next | X | X | X | L | H | H | L | L | X | L-H | D |
| Write cycle, continue burst | Next | H | X | X | L | X | H | L | L | X | L-H | D |
| Read cycle, suspend burst | Current | X | X | X | L | H | H | H | H | L | L-H | Q |
| Read cycle, suspend burst | Current | X | X | X | L | H | H | H | H | H | L-H | Tristate |
| Read cycle, suspend burst | Current | H | X | X | L | X | H | H | H | L | L-H | Q |
| Read cycle, suspend burst | Current | H | X | X | L | X | H | H | H | H | L-H | Tristate |
| Write cycle, suspend burst | Current | X | X | X | L | H | H | H | L | X | L-H | D |
| Write cycle, suspend burst | Current | H | X | X | L | X | H | H | L | X | L-H | D |

[^3]CY7C1386D, CY7C1386F
CY7C1387D, CY7C1387F

## Truth Table for Read/Write

The Truth Table for Read/Write for CY7C1386D and CY7C1386F follows. ${ }^{[11, ~ 12]}$

| Function (CY7C1386D/CY7C1386F) | $\overline{\text { GW }}$ | BWE | $\overline{B W}_{\text {D }}$ | $\overline{B W}_{C}$ | $\overline{B W}_{B}$ | $\overline{B W}_{\text {A }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read | H | H | X | X | X | X |
| Read | H | L | H | H | H | H |
| Write byte A - ( $\mathrm{DQ}_{\mathrm{A}}$ and $\mathrm{DQP}_{\mathrm{A}}$ ) | H | L | H | H | H | L |
| Write byte $\mathrm{B}-\left(\mathrm{DQ}_{\mathrm{B}}\right.$ and $\left.\mathrm{DQP}_{\mathrm{B}}\right)$ | H | L | H | H | L | H |
| Write bytes $\mathrm{B}, \mathrm{A}$ | H | L | H | H | L | L |
| Write byte $\mathrm{C}-\mathrm{DQQ}_{\mathrm{C}}$ and $\left.\mathrm{DQP}_{\mathrm{C}}\right)$ | H | L | H | L | H | H |
| Write bytes C, A | H | L | H | L | H | L |
| Write bytes C, B | H | L | H | L | L | H |
| Write bytes C, B, A | H | L | H | L | L | L |
| Write byte $\mathrm{D}-\left(\mathrm{DQ} \mathrm{D}_{\mathrm{D}}\right.$ and $\left.\mathrm{DQP}_{\mathrm{D}}\right)$ | H | L | L | H | H | H |
| Write bytes D, A | H | L | L | H | H | L |
| Write bytes D, B | H | L | L | H | L | H |
| Write bytes D, B, A | H | L | L | H | L | L |
| Write bytes D, C | H | L | L | L | H | H |
| Write bytes D, C, A | H | L | L | L | H | L |
| Write bytes D, C, B | H | L | L | L | L | H |
| Write all bytes | H | L | L | L | L | L |
| Write all bytes | L | X | X | X | X | X |

## Truth Table for Read/Write

The Truth Table for Read/Write for CY7C1387D and CY7C1387F follows. ${ }^{[11,12]}$

| Function (CY7C1387D/CY7C1387F) | $\overline{\mathbf{G W}}$ | $\overline{\mathbf{B W E}}$ | $\overline{\mathbf{B W}}_{\mathbf{B}}$ | $\overline{\mathbf{B W}}_{\mathbf{A}}$ |
| :--- | :---: | :---: | :---: | :---: |
| Read | H | H | X | X |
| Read | H | L | H | H |
| Write byte $\mathrm{A}-\left(\mathrm{DQ}_{\mathrm{A}}\right.$ and $\left.\mathrm{DQP}_{\mathrm{A}}\right)$ | H | L | H | L |
| Write byte $\mathrm{B}-\left(\mathrm{DQ}_{\mathrm{B}}\right.$ and $\left.\mathrm{DQP}_{\mathrm{B}}\right)$ | H | L | H |  |
| Write all bytes | H | L | L | L |
| Write all bytes | L | X | X | X |

## Notes

11. The DQ pins are controlled by the current cycle and the $\overline{\mathrm{OE}}$ signal. $\overline{\mathrm{OE}}$ is asynchronous and is not sampled with the clock.
12. Table only lists a partial listing of the byte write combinations. Any combination of $\overline{\mathrm{BW}}_{\mathrm{X}}$ is valid appropriate write is done based on which byte write is active.

## IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1386D/CY7C1387D/CY7C1386F/CY7C1387F incorporates a serial boundary scan test access port (TAP). This part is fully compliant with 1149.1. The TAP operates using JEDEC-standard 3.3 V or $2.5 \mathrm{~V} \mathrm{I/O} \mathrm{logic} \mathrm{levels}$.
The CY7C1386D/CY7C1387D/CY7C1386F/CY7C1387F contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

## Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW $\left(\mathrm{V}_{\mathrm{SS}}\right)$ to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to $\mathrm{V}_{\mathrm{DD}}$ through a pull up resistor. TDO can be left unconnected. Upon power-up, the device comes up in a reset state which does not interfere with the operation of the device.

## Test Access Port (TAP)

## Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

## Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. This pin may be left unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

## Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register.

## Test Data-Out (TDO)

The TDO output ball is used to serially clock data out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

## Performing a TAP Reset

A Reset is performed by forcing TMS HIGH ( $\mathrm{V}_{\mathrm{DD}}$ ) for five rising edges of TCK. This Reset does not affect the operation of the SRAM and may be performed while the SRAM is operating.
At power-up, the TAP is reset internally to ensure that TDO comes up in a high $Z$ state.

## TAP Registers

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the
instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

## Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram on page 15. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.
When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary ' 01 ' pattern to allow for fault isolation of the board-level serial test data path.

## Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW ( $\mathrm{V}_{\mathrm{SS}}$ ) when the BYPASS instruction is executed.

## Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.
The boundary scan register is loaded with the contents of the RAM input and output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can be used to capture the contents of the input and output ring.
The boundary scan order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

## Identification (ID) Register

The ID register is loaded with a vendor specific 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions on page 18.

## TAP Instruction Set

## Overview

Eight different instructions are possible with the three bit instruction register. All combinations are listed in Identification Codes on page 18. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in detail below.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute
the instruction after it is shifted in, the TAP controller needs to be moved into the Update-IR state.

## EXTEST

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the Shift-DR controller state.

## IDCODE

The IDCODE instruction causes a vendor specific 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.
The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

## SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. The SAMPLE Z command places all SRAM outputs into a high $Z$ state.

## SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the input and output pins is captured in the boundary scan register.
The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz , while the SRAM clock operates more than an order of magnitude faster. As there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.
To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times ( $t_{\mathrm{CS}}$ and $\mathrm{t}_{\mathrm{CH}}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is
still possible to capture all other signals and simply ignore the value of the CK and CK captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.
PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required; that is, while data captured is shifted out, the preloaded data can be shifted in.

## BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

## EXTEST Output Bus Tristate

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tristate mode.
The boundary scan register has a special bit located at bit \#85 (for 119-ball BGA package) or bit \#89 (for 165-ball FBGA package). When this scan cell, called the "extest output bus tristate," is latched into the preload register during the Update-DR state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a high Z condition.
This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the Shift-DR state. During Update-DR, the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is preset HIGH to enable the output when the device is powered-up, and also when the TAP controller is in the Test-Logic-Reset state.

## Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.

CY7C1386D, CY7C1386F
CY7C1387D, CY7C1387F

TAP Controller State Diagram


The 0 or 1 next to each state represents the value of TMS at the rising edge of TCK.

## TAP Controller Block Diagram



## TAP Timing Diagram



CY7C1386D, CY7C1386F CY7C1387D, CY7C1387F

## TAP AC Switching Characteristics

Over the Operating Range

| Parameter ${ }^{[13,14]}$ | Description | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Clock |  |  |  |  |
| $\mathrm{t}_{\text {TCYC }}$ | TCK clock cycle time | 50 | - | ns |
| $\mathrm{t}_{\text {TF }}$ | TCK clock frequency | - | 20 | MHz |
| $\mathrm{t}_{\text {TH }}$ | TCK clock HIGH time | 20 | - | ns |
| $\mathrm{t}_{\mathrm{TL}}$ | TCK clock LOW time | 20 | - | ns |
| Output Times |  |  |  |  |
| $\mathrm{t}_{\text {TDOV }}$ | TCK clock LOW to TDO valid | - | 10 | ns |
| $\mathrm{t}_{\text {TDOX }}$ | TCK Clock LOW to TDO invalid | 0 | - | ns |
| Setup Times |  |  |  |  |
| $\mathrm{t}_{\text {TMSS }}$ | TMS setup to TCK clock rise | 5 | - | ns |
| $\mathrm{t}_{\text {TDIS }}$ | TDI setup to TCK clock rise | 5 | - | ns |
| $\mathrm{t}_{\mathrm{CS}}$ | Capture setup to TCK rise | 5 | - | ns |
| Hold Times |  |  |  |  |
| ${ }_{\text {t }}{ }^{\text {m }}$ MSH | TMS hold after TCK clock rise | 5 | - | ns |
| $\mathrm{t}_{\text {TDIH }}$ | TDI hold after clock rise | 5 | - | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | Capture hold after clock rise | 5 | - | ns |

## Notes

13. $\mathrm{t}_{\mathrm{CS}}$ and $\mathrm{t}_{\mathrm{CH}}$ refer to the setup and hold time requirements of latching data from the boundary scan register 14. Test conditions are specified using the load in TAP AC test conditions. $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}=1 \mathrm{~ns}$.

CY7C1386D, CY7C1386F CY7C1387D, CY7C1387F

### 3.3 V TAP AC Test Conditions

Input pulse levels $\qquad$ $V_{S S}$ to 3.3 V
Input rise and fall times $\qquad$ 1 ns Input timing reference levels ......................................... 1.5 V
Output reference levels 1.5 V

Test load termination supply voltage 1.5 V

### 3.3 V TAP AC Output Load Equivalent



### 2.5 V TAP AC Test Conditions

Input pulse levels .............................................. $\mathrm{V}_{\mathrm{SS}}$ to 2.5 V
Input rise and fall time .................................................... 1 ns
Input timing reference levels ...................................... 1.25 V
Output reference levels .............................................. 1.25 V
Test load termination supply voltage .......................... 1.25 V

### 2.5 V TAP AC Output Load Equivalent



## TAP DC Electrical Characteristics and Operating Conditions

$\left(0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 0.165 \mathrm{~V}\right.$ unless otherwise noted)

| Parameter ${ }^{[15]}$ | Description | Test Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output HIGH voltage | $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DDQ}}=3.3 \mathrm{~V}$ | 2.4 | - | V |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DDQ}}=2.5 \mathrm{~V}$ | 2.0 | - | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output HIGH voltage | $\mathrm{l}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | 2.9 | - | V |
|  |  |  | 2.1 | - | V |
| $\mathrm{V}_{\text {OL1 }}$ | Output LOW voltage | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DDQ}}=3.3 \mathrm{~V}$ | - | 0.4 | V |
|  |  | $\mathrm{l}_{\mathrm{OL}}=8.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DDQ}}=2.5 \mathrm{~V}$ | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output LOW voltage | $\mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A}$ | - | 0.2 | V |
|  |  |  | - | 0.2 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH voltage | $\mathrm{V}_{\text {DDQ }}=3.3 \mathrm{~V}$ | 2.0 | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
|  |  | $\mathrm{V}_{\text {DDQ }}=2.5 \mathrm{~V}$ | 1.7 | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW voltage | $\mathrm{V}_{\text {DDQ }}=3.3 \mathrm{~V}$ | -0.5 | 0.7 | V |
|  |  | $\mathrm{V}_{\text {DDQ }}=2.5 \mathrm{~V}$ | -0.3 | 0.7 | V |
| ${ }^{\text {I }}$ | Input load current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{DDQ}}$ | -5 | 5 | $\mu \mathrm{A}$ |

Note
15. All voltages referenced to $\mathrm{V}_{\mathrm{SS}}$ (GND).

## Identification Register Definitions

| Instruction Field | $\begin{gathered} \text { CY7C1386D/CY7C1386F } \\ (512 \mathrm{~K} \times 36) \end{gathered}$ | $\begin{gathered} \text { CY7C1387D/CY7C1387F } \\ (1 \mathrm{M} \times 18) \end{gathered}$ | Description |
| :---: | :---: | :---: | :---: |
| Revision Number (31:29) | 000 | 000 | Describes the version number |
| Device Depth (28:24) ${ }^{16]}$ | 01011 | 01011 | Reserved for internal use. |
| Device Width (23:18) 119-ball BGA | 101110 | 101110 | Defines the memory type and architecture. |
| Device Width (23:18) 165-ball FBGA | 000110 | 000110 | Defines the memory type and architecture. |
| Cypress Device ID (17:12) | 100101 | 010101 | Defines the width and density. |
| Cypress JEDEC ID Code (11:1) | 00000110100 | 00000110100 | Allows unique identification of SRAM vendor. |
| ID Register Presence Indicator (0) | 1 | 1 | Indicates the presence of an ID register. |

## Scan Register Sizes

| Register Name | Bit Size $\mathbf{( \times 1 8 )}$ | Bit Size $\mathbf{( \times 3 6 )}$ |
| :--- | :---: | :---: |
| Instruction | 3 | 3 |
| Bypass | 1 | 1 |
| ID | 32 | 32 |
| Boundary Scan Order (119-ball BGA package) | 85 | 85 |
| Boundary Scan Order (165-ball FBGA package) | 89 | 89 |

## Identification Codes

| Instruction | Code | Description |
| :--- | :---: | :--- |
| EXTEST | 000 | Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all <br> SRAM outputs to high Z state. |
| IDCODE | 001 | Loads the ID register with the vendor ID code and places the register between TDI and TDO. This <br> operation does not affect SRAM operations. |
| SAMPLE Z | 010 | Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all <br> SRAM output drivers to a high Z state. |
| RESERVED | 011 | Do Not Use. This instruction is reserved for future use. |
| SAMPLE/PRELOAD | 100 | Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not <br> affect SRAM operation. |
| RESERVED | 101 | Do Not Use. This instruction is reserved for future use. |
| RESERVED | 110 | Do Not Use. This instruction is reserved for future use. |
| BYPASS | 111 | Places the bypass register between TDI and TDO. This operation does not affect SRAM operations. |

Note
16. Bit \#24 is 1 in the register definitions for both 2.5 V and 3.3 V versions of this device.

## Boundary Scan Order

119-ball BGA [17, 18]

| Bit \# | Ball ID |
| :---: | :---: |
| 1 | H4 |
| 2 | T4 |
| 3 | T5 |
| 4 | T6 |
| 5 | R5 |
| 6 | L5 |
| 7 | R6 |
| 8 | U6 |
| 9 | R7 |
| 10 | T7 |
| 11 | P6 |
| 12 | N7 |
| 13 | M6 |
| 14 | L7 |
| 15 | K6 |
| 16 | P7 |
| 17 | N6 |
| 18 | L6 |
| 19 | K7 |
| 20 | J5 |
| 21 | H6 |
| 22 | G7 |


| Bit \# | Ball ID |
| :---: | :---: |
| 23 | F6 |
| 24 | E7 |
| 25 | D7 |
| 26 | H7 |
| 27 | G6 |
| 28 | E6 |
| 29 | D6 |
| 30 | C7 |
| 31 | B7 |
| 32 | C6 |
| 33 | A6 |
| 34 | C5 |
| 35 | B5 |
| 36 | G5 |
| 37 | B6 |
| 38 | D4 |
| 39 | B4 |
| 40 | F4 |
| 41 | M4 |
| 42 | A5 |
| 43 | K4 |
| 44 | E4 |


| Bit \# | Ball ID |
| :---: | :---: |
| 45 | G4 |
| 46 | A4 |
| 47 | G3 |
| 48 | C3 |
| 49 | B2 |
| 50 | B3 |
| 51 | A3 |
| 52 | C2 |
| 53 | A2 |
| 54 | B1 |
| 55 | C1 |
| 56 | D2 |
| 57 | E1 |
| 58 | F2 |
| 59 | G1 |
| 60 | H2 |
| 61 | D1 |
| 62 | E2 |
| 63 | G2 |
| 64 | H1 |
| 65 | J3 |
| 66 | 2 2K |


| Bit \# | Ball ID |
| :---: | :---: |
| 67 | L1 |
| 68 | M 2 |
| 69 | N 1 |
| 70 | P 1 |
| 71 | K 1 |
| 72 | L 2 |
| 73 | N 2 |
| 74 | P 2 |
| 75 | R 3 |
| 76 | T 1 |
| 77 | R 1 |
| 78 | T 2 |
| 79 | L 3 |
| 80 | R 2 |
| 81 | T 3 |
| 82 | L 4 |
| 83 | N 4 |
| 84 | P 4 |
| 85 | Internal |

## Boundary Scan Order

165-ball BGA ${ }^{[19,20]}$

| Bit \# | Ball ID |
| :---: | :---: |
| 1 | N6 |
| 2 | N7 |
| 3 | N10 |
| 4 | P11 |
| 5 | P8 |
| 6 | R8 |
| 7 | R9 |
| 8 | P9 |
| 9 | P10 |
| 10 | R10 |
| 11 | R11 |
| 12 | H11 |
| 13 | N11 |
| 14 | M11 |
| 15 | L11 |
| 16 | K11 |
| 17 | J11 |
| 18 | M10 |
| 19 | L10 |
| 20 | K10 |
| 21 | J10 |
| 22 | H9 |
| 23 | H10 |
| 24 | G11 |
| 25 | F11 |
| 26 | E11 |
| 27 | D11 |
| 28 | G10 |
| 29 | F10 |
| 30 | E10 |


| Bit \# | Ball ID |
| :---: | :---: |
| 31 | D10 |
| 32 | C11 |
| 33 | A11 |
| 34 | B11 |
| 35 | A10 |
| 36 | B10 |
| 37 | A9 |
| 38 | B9 |
| 39 | C10 |
| 40 | A8 |
| 41 | B8 |
| 42 | A7 |
| 43 | B7 |
| 44 | B6 |
| 45 | A6 |
| 46 | B5 |
| 47 | A5 |
| 48 | A4 |
| 49 | B4 |
| 50 | B3 |
| 51 | A3 |
| 52 | A2 |
| 53 | B2 |
| 54 | C2 |
| 55 | B1 |
| 56 | A1 |
| 57 | C1 |
| 58 | D1 |
| 59 | E1 |
| 60 | F1 |


| Bit \# | Ball ID |
| :---: | :---: |
| 61 | G1 |
| 62 | D2 |
| 63 | E2 |
| 64 | F2 |
| 65 | G2 |
| 66 | H1 |
| 67 | H3 |
| 68 | J1 |
| 69 | K1 |
| 70 | L1 |
| 71 | M1 |
| 72 | J2 |
| 73 | K2 |
| 74 | L2 |
| 75 | M2 |
| 76 | N1 |
| 77 | N2 |
| 78 | P1 |
| 79 | R1 |
| 80 | R2 |
| 81 | P3 |
| 82 | R3 |
| 83 | P2 |
| 84 | R4 |
| 85 | P4 |
| 86 | N5 |
| 87 | P6 |
| 88 | R6 |
| 89 | Internal |

## Notes

19. Balls that are NC (No Connect) are preset LOW.
20. Bit\#89 is preset HIGH.

CY7C1386D, CY7C1386F CY7C1387D, CY7C1387F

## Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.
Storage temperature ................................ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient temperature
with power applied .................................. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply voltage on $\mathrm{V}_{\mathrm{DD}}$ relative to GND ....... -0.5 V to +4.6 V
Supply voltage on $\mathrm{V}_{\mathrm{DDQ}}$ relative to $G N D \ldots . .-0.5 \mathrm{~V}$ to $+\mathrm{V}_{\mathrm{DD}}$
DC voltage applied to outputs
in tristate
-0.5 V to $\mathrm{V}_{\mathrm{DDQ}}+0.5 \mathrm{~V}$
DC input voltage ................................. 0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$
Current into outputs (LOW) ....................................... 20 mA
Static discharge voltage
(per MIL-STD-883, Method 3015) .......................... > 2001 V
Latch-up current ...................................................>> 200 mA

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{D D}}$ | $\mathbf{V}_{\mathbf{D D Q}}$ |
| :--- | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $3.3 \mathrm{~V}-5 \% /$ <br> $+10 \%$ | $2.5 \mathrm{~V}-5 \%$ to <br> $\mathrm{V}_{\mathrm{DD}}$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | ( |  |

## Neutron Soft Error Immunity

| Parameter | Description | Test <br> Conditions | Typ | Max* | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| LSBU | Logical <br> single-bit <br> upsets | $25^{\circ} \mathrm{C}$ | 361 | 394 | FIT/ <br> Mb |
| LMBU | Logical <br> multi-bit <br> upsets | $25^{\circ} \mathrm{C}$ | 0 | 0.01 | FIT// <br> Mb |
| SEL | Single event <br> latch-up | $85^{\circ} \mathrm{C}$ | 0 | 0.1 | FIT// <br> Dev |

* No LMBU or SEL events occurred during testing; this column represents a statistical $\chi^{2}, 95 \%$ confidence limit calculation. For more details refer to Application Note AN54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates"


## Electrical Characteristics

Over the Operating Range

| Parameter ${ }^{[21, ~ 22]}$ | Description | Test Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V ${ }^{\text {DD }}$ | Power supply voltage |  | 3.135 | 3.6 | V |
| $\mathrm{V}_{\text {DDQ }}$ | I/O supply voltage | for $3.3 \mathrm{~V} \mathrm{I/O}$ | 3.135 | $\mathrm{V}_{\mathrm{DD}}$ | V |
|  |  | for $2.5 \mathrm{~V} \mathrm{I/O}$ | 2.375 | 2.625 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH voltage | for $3.3 \mathrm{~V} \mathrm{I/O}, \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 | - | V |
|  |  | for $2.5 \mathrm{~V} \mathrm{I/O}, \mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ | 2.0 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW voltage | for $3.3 \mathrm{~V} \mathrm{I/O}, \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ | - | 0.4 | V |
|  |  | for $2.5 \mathrm{~V} \mathrm{I/O}, \mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH voltage ${ }^{[21]}$ | for $3.3 \mathrm{~V} \mathrm{I/O}$ | 2.0 | $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ | V |
|  |  | for $2.5 \mathrm{~V} \mathrm{I/O}$ | 1.7 | $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW voltage ${ }^{[21]}$ | for $3.3 \mathrm{~V} \mathrm{I/O}$ | -0.3 | 0.8 | V |
|  |  | for $2.5 \mathrm{~V} \mathrm{I/O}$ | -0.3 | 0.7 | V |
| ${ }^{\text {I }}$ | Input leakage current except ZZ and MODE | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{DDQ}}$ | -5 | 5 | $\mu \mathrm{A}$ |
|  | Input current of MODE | Input $=\mathrm{V}_{\text {SS }}$ | -30 | - | $\mu \mathrm{A}$ |
|  |  | Input $=\mathrm{V}_{\mathrm{DD}}$ | - | 5 | $\mu \mathrm{A}$ |
|  | Input current of ZZ | Input $=V_{S S}$ | -5 | - | $\mu \mathrm{A}$ |
|  |  | Input $=\mathrm{V}_{\mathrm{DD}}$ | - | 30 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\mathrm{Oz}}$ | Output leakage current | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\text {DDQ }}$, Output Disabled | -5 | 5 | $\mu \mathrm{A}$ |

[^4]CY7C1386D, CY7C1386F CY7C1387D, CY7C1387F

Electrical Characteristics (continued)
Over the Operating Range

| Parameter ${ }^{[21, ~ 22]}$ | Description | Test Conditions |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ operating supply current | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{Max} ., \\ & \mathrm{l}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{CYC}} \end{aligned}$ | 4 ns cycle, 250 MHz | - | 350 | mA |
|  |  |  | 5 ns cycle, 200 MHz | - | 300 | mA |
|  |  |  | 6 ns cycle, 167 MHz | - | 275 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic CE power-down current-TTL inputs | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\text { Max, } \\ & \text { device deselected, } \\ & \mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{CYC}} \\ & \hline \end{aligned}$ | 4 ns cycle, 250 MHz | - | 160 | mA |
|  |  |  | 5 ns cycle, 200 MHz | - | 150 | mA |
|  |  |  | 6 ns cycle, 167 MHz | - | 140 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic CE power-down current-CMOS inputs | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\text { Max, } \\ & \text { device deselected, } \\ & \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{DDQ}}-0.3 \mathrm{~V}, \\ & \mathrm{f}=0 \end{aligned}$ | All speeds | - | 70 | mA |
| $\mathrm{I}_{\text {SB3 }}$ | Automatic CE power-down current-CMOS inputs | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\text { Max, } \\ & \text { device deselected, or } \\ & \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \text { or } \\ & \mathrm{V}_{I N} \geq \mathrm{V}_{\mathrm{DDQ}}-0.3 \mathrm{~V} \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{CYC}} \\ & \hline \end{aligned}$ | 4 ns cycle, 250 MHz | - | 135 | mA |
|  |  |  | 5 ns cycle, 200 MHz | - | 130 | mA |
|  |  |  | 6 ns cycle, 167 MHz | - | 125 | mA |
| $\mathrm{I}_{\text {SB4 }}$ | Automatic CE power-down current-TTL inputs | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\text { Max, } \\ & \text { device deselected, } \\ & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}}, \\ & \mathrm{f}=0 \end{aligned}$ | All speeds | - | 80 | mA |

## Capacitance

| Parameter ${ }^{[23]}$ | Description | Test Conditions | 100-pin TQFP <br> Max | 119-ball BGA <br> Max | 165-ball FBGA <br> Max | Unit |  |  |  |  |  |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ |  |  |  |  |  |  | 5 | 8 | 9 | pF |
| $\mathrm{C}_{\mathrm{CLK}}$ | Clock input capacitance | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDQ}}=2.5 \mathrm{~V}$ | 5 | 8 | 9 | pF |  |  |  |  |  |  |
| $\mathrm{C}_{\mathrm{IO}}$ | $\mathrm{I} / \mathrm{O}$ capacitance |  | 5 | 8 | 9 | pF |  |  |  |  |  |  |

## Thermal Resistance

| Parameter ${ }^{[23]}$ | Description | Test Conditions | 100-pin TQFP <br> Package | 119-ball BGA <br> Package | 165-ball FBGA <br> Package | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\Theta_{\mathrm{JA}}$ | Thermal resistance <br> (junction to ambient) | Test conditions follow <br> standard test methods and <br> procedures for measuring <br> thermal impedance, in <br> accordance with <br> EIA/JESD51. | 28.66 | 23.8 | 20.7 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | Thermal resistance <br> (junction to case) | 4.08 | 6.2 | 4.0 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |

[^5]CY7C1386D, CY7C1386F CY7C1387D, CY7C1387F

## AC Test Loads and Waveforms

Figure 4. AC Test Loads and Waveforms


## Switching Characteristics

Over the Operating Range

| Parameter ${ }^{[24,25]}$ | Description | -250 |  | -200 |  | -167 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| tPOWER | $\mathrm{V}_{\mathrm{DD}}$ (Typical) to the first access ${ }^{[26]}$ | 1 | - | 1 | - | 1 | - | ms |
| Clock |  |  |  |  |  |  |  |  |
| ${ }^{\text {t }}$ CYC | Clock cycle time | 4.0 | - | 5.0 | - | 6.0 | - | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | Clock HIGH | 1.7 | - | 2.0 | - | 2.2 | - | ns |
| $\mathrm{t}_{\mathrm{CL}}$ | Clock LOW | 1.7 | - | 2.0 | - | 2.2 | - | ns |
| Output Times |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{CO}}$ | Data output valid after CLK rise | - | 2.6 | - | 3.0 | - | 3.4 | ns |
| $t_{\text {DOH }}$ | Data output hold after CLK rise | 1.0 | - | 1.3 | - | 1.3 | - | ns |
| ${ }^{\text {t CLZ }}$ | Clock to low Z [27, 28, 29] | 1.0 | - | 1.3 | - | 1.3 | - | ns |
| $\mathrm{t}_{\mathrm{CHZ}}$ | Clock to high Z [27, 28, 29] | - | 2.6 | - | 3.0 | - | 3.4 | ns |
| toev | $\overline{\mathrm{OE}}$ LOW to output valid | - | 2.6 | - | 3.0 | - | 3.4 | ns |
| toelz | $\overline{\mathrm{OE}}$ LOW to output low Z [27, 28, 29] | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {OEHz }}$ | $\overline{\mathrm{OE}}$ HIGH to output high Z [27, 28, 29] | - | 2.6 | - | 3.0 | - | 3.4 | ns |

## Setup Times

| $\mathrm{t}_{\mathrm{AS}}$ | Address setup before CLK rise | 1.2 | - | 1.4 | - | 1.5 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {ADS }}$ | $\overline{\mathrm{ADSC}}, \overline{\mathrm{ADSP}}$ setup before CLK rise | 1.2 | - | 1.4 | - | 1.5 | - | ns |
| $\mathrm{t}_{\text {ADVS }}$ | $\overline{\mathrm{ADV}}$ setup before CLK rise | 1.2 | - | 1.4 | - | 1.5 | - | ns |
| $\mathrm{t}_{\mathrm{WES}}$ | $\overline{\mathrm{GW}}$, <br> rise | $\overline{\mathrm{BWE}}, \overline{\mathrm{BW}}_{\mathrm{X}}$ setup before CLK | 1.2 | - | 1.4 | - | 1.5 | - |
| r |  |  |  |  |  |  |  |  |

Hold Times

| $\mathrm{t}_{\mathrm{AH}}$ | Address hold after CLK rise | 0.3 | - | 0.4 | - | 0.5 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{ADH}}$ | $\overline{\mathrm{ADSP}}, \overline{\text { ADSC }}$ hold after CLK rise | 0.3 | - | 0.4 | - | 0.5 | - | ns |
| $\mathrm{t}_{\mathrm{ADVH}}$ | $\overline{\mathrm{ADV}}$ hold after CLK rise | 0.3 | - | 0.4 | - | 0.5 | - | ns |
| $\mathrm{t}_{\mathrm{WEH}}$ | $\overline{\mathrm{GW}}, \overline{\mathrm{BWE}}, \overline{\mathrm{BW}}_{\mathrm{X}}$ hold after CLK rise | 0.3 | - | 0.4 | - | 0.5 | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data input hold after CLK rise | 0.3 | - | 0.4 | - | 0.5 | - | ns |
| $\mathrm{t}_{\mathrm{CEH}}$ | Chip enable hold after CLK rise | 0.3 | - | 0.4 | - | 0.5 | - | ns |

## Notes

24. Timing reference level is 1.5 V when $\mathrm{V}_{\mathrm{DDQ}}=3.3 \mathrm{~V}$ and is 1.25 V when $\mathrm{V}_{\mathrm{DDQ}}=2.5 \mathrm{~V}$.
25. Test conditions shown in (a) of Figure 4 on page 23 unless otherwise noted.
26. This part has a voltage regulator internally; $t_{\text {POWER }}$ is the time that the power needs to be supplied above $V_{D D}$ (minimum) initially before a read or write operation can be initiated.
27. $\mathrm{t}_{\mathrm{CHZ}}, \mathrm{t}_{\mathrm{CLZ}}, \mathrm{t}_{\mathrm{OELZ}}$, and $\mathrm{t}_{\mathrm{OEHZ}}$ are specified with AC test conditions shown in (b) of Figure 4 on page 23. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage.
28. At any voltage and temperature, $\mathrm{t}_{\mathrm{OEHZ}}$ is less than $\mathrm{t}_{\mathrm{OELZ}}$ and $\mathrm{t}_{\mathrm{CHZ}}$ is less than $\mathrm{t}_{\mathrm{CLZ}}$ to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high $Z$ prior to low $Z$ under the same system conditions.
29. This parameter is sampled and not $100 \%$ tested.

CY7C1386D, CY7C1386F
CY7C1387D, CY7C1387F

## Switching Waveforms

Figure 5. Read Cycle Timing ${ }^{[30]}$


Note
30. Full width write can be initiated by either $\overline{\mathrm{GW}}$ LOW, or by $\overline{\mathrm{GW}} \mathrm{HIGH}, \overline{\mathrm{BWE}}$ LOW, and $\overline{\mathrm{BW}}_{\mathrm{X}}$ LOW.

Switching Waveforms (continued)
Figure 6. Write Cycle Timing ${ }^{[31]}$


Note
31. Full width write can be initiated by either $\overline{\mathrm{GW}} \mathrm{LOW}$, or by $\overline{\mathrm{GW}} \mathrm{HIGH}, \overline{\mathrm{BWE}}$ LOW, and $\overline{\mathrm{BW}}_{\mathrm{X}}$ LOW.

Switching Waveforms (continued)
Figure 7. Read/Write Cycle Timing ${ }^{[32, ~ 33, ~ 34] ~}$


Notes
32. Full width write can be initiated by either $\overline{\mathrm{GW}}$ LOW, or by $\overline{\mathrm{GW}}$ HIGH, $\overline{\mathrm{BWE}} \mathrm{LOW}$, and $\overline{\mathrm{BW}}_{\mathrm{X}}$ LOW
33. The data bus (Q) remains in high Z following a Write cycle, unless a new read access is initiated by $\overline{\mathrm{ADSP}}$ or $\overline{\mathrm{ADSC}}$.
34. $\overline{\mathrm{GW}}$ is HIGH .

CY7C1386D, CY7C1386F CY7C1387D, CY7C1387F

## Switching Waveforms (continued)

Figure 8. ZZ Mode Timing ${ }^{[35,36]}$


[^6]
## Ordering Information

The table below contains only the parts that are currently available. If you do not see what you are looking for, please contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products
Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

| Speed <br> $(\mathbf{M H z})$ | Ordering Code | Package <br> Diagram | Part and Package Type | Operating <br> Range |
| :---: | :--- | :---: | :---: | :---: |
| 167 | CY7C1386D-167AXC | $51-85050$ | 100-pin TQFP $(14 \times 20 \times 1.4 \mathrm{~mm})$ Pb-free | Commercial |
|  | CY7C1387D-167AXC |  |  | Commercial |
| 200 | CY7C1386D-200AXC | $51-85050$ | $100-$ pin TQFP $(14 \times 20 \times 1.4 \mathrm{~mm})$ Pb-free |  |

## Ordering Code Definitions

(

## Package Diagrams

Figure 10: 100-pin TQFP ( $14 \times 20 \times 1.4 \mathrm{~mm}$ ) A100RA, 51-85050


1. JEDEC STD REF MS-026
2. BIDY LENGTH DIMENSIGN DDES NIT INCLUDE MILD PROTRUSIDN/END FLASH MILD PRITRUSICN/END FLASH SHALL NDT EXCEED 0.0098 in ( 0.25 mm ) PER SIDE BIDY LENGTH DIMENSIDNS ARE MAX PLASTIC BDDY SIZE INCLUDING MILD MISMATCH
3. DIMENSIDNS IN MILLIMETERS

Package Diagrams (continued)
Figure 9. 119-ball PBGA $(14 \times 22 \times 2.4 \mathrm{~mm})$ BG119, $51-85115$


51-85115 *C

Package Diagrams (continued)
Figure 10. 165-ball FBGA ( $13 \times 15 \times 1.4 \mathrm{~mm}$ ) BB165D/BW165D ( 0.5 Ball Diameter), 51-85180


Acronyms

| Acronym | Description |
| :--- | :--- |
| BGA | ball grid array |
| $\overline{\text { CE }}$ | chip enable |
| CMOS | complementary metal oxide semiconductor |
| FBGA | fine-pitch ball grid array |
| I/O | input/output |
| JTAG | Joint Test Action Group |
| LMBU | logical multiple-bit upsets |
| LSB | least significant bit |
| LSBU | logical single-bit upsets |
| MSB | most significant bit |
| OE | output enable |
| SEL | single event latch-up |
| SRAM | static random access memory |
| TAP | test access port |
| TCK | test clock |
| TDI | test data-in |
| TDO | test data-out |
| TMS | test mode select |
| TQFP | thin quad flat pack |
| TTL | transistor-transistor logic |

Document Conventions

## Units of Measure

| Symbol | Unit of Measure |
| :--- | :--- |
| ${ }^{\circ} \mathrm{C}$ | degree Celsius |
| $\mathrm{k} \Omega$ | kilo ohms |
| MHz | Mega Hertz |
| $\mu \mathrm{A}$ | micro Amperes |
| $\mu \mathrm{s}$ | micro seconds |
| mA | milli Amperes |
| mV | milli Volts |
| mm | milli meter |
| ms | milli seconds |
| ns | nano seconds |
| $\Omega$ | ohms |
| $\%$ | percent |
| pF | pico Farad |
| ps | pico seconds |
| V | Volts |
| W | Watts |

## Document History Page

## Document Title: CY7C1386D/CY7C1387D/CY7C1386F/CY7C1387F, 18-Mbit ( $512 \mathrm{~K} \times 36 / 1 \mathrm{M} \times 18$ ) Pipelined DCD Sync SRAM Document Number: 38-05545

| Revision | ECN | Orig. of Change | Submission Date | Description of Change |
| :---: | :---: | :---: | :---: | :---: |
| ** | 254550 | RKF | See ECN | New data sheet |
| *A | 288531 | SYT | See ECN | Edited description under "IEEE 1149.1 Serial Boundary Scan (JTAG)" for non-compliance with 1149.1 <br> Removed 225 MHz Speed Bin <br> Added Pb-free information for 100-pin TQFP, 119 BGA and 165 FBGA Packages. <br> Added comment of 'Pb-free BG packages availability’ below the Ordering Information |
| *B | 326078 | PCI | See ECN | Address expansion pins/balls in the pinouts for all packages are modified as per JEDEC standard <br> Added description on EXTEST Output Bus Tristate <br> Changed description on the Tap Instruction Set Overview and Extest <br> Changed Device Width (23:18) for 119-BGA from 000110 to 101110 <br> Added separate row for 165 -FBGA Device Width (23:18) <br> Changed $\Theta_{J A}$ and $\Theta_{\mathrm{Jc}}$ for TQFP Package from 31 and $6{ }^{\circ} \mathrm{C} / \mathrm{W}$ to 28.66 and <br> $4.08^{\circ} \mathrm{C} / \mathrm{W}$ respectively <br> Changed $\Theta_{J A}$ and $\Theta_{\mathrm{JC}}$ for BGA Package from 45 and $7{ }^{\circ} \mathrm{C} / \mathrm{W}$ to 23.8 and <br> $6.2^{\circ} \mathrm{C} / \mathrm{W}$ respectively <br> Changed $\Theta_{J A}$ and $\Theta_{J C}$ for FBGA Package from 46 and $3^{\circ} \mathrm{C} / \mathrm{W}$ to 20.7 and $4.0^{\circ} \mathrm{C} / \mathrm{W}$ respectively <br> Modified $\mathrm{V}_{\mathrm{OL}}, \mathrm{V}_{\mathrm{OH}}$ test conditions <br> Removed comment of 'Pb-free BG packages availability' below the Ordering Information <br> Updated Ordering Information Table |
| *C | 418125 | NXR | See ECN | Converted from Preliminary to Final. <br> Changed address of Cypress Semiconductor Corporation on Page\# 1 from "3901 North First Street" to "198 Champion Court" <br> Changed the description of $\mathrm{I}_{\mathrm{X}}$ from Input Load Current to Input Leakage Current on page\# 18. <br> Changed the $\mathrm{I}_{\mathrm{X}}$ current values of MODE on page \# 18 from $-5 \mu \mathrm{~A}$ and $30 \mu \mathrm{~A}$ to $-30 \mu \mathrm{~A}$ and $5 \mu \mathrm{~A}$. <br> Changed the $\mathrm{I}_{\mathrm{X}}$ current values of ZZ on page \# 18 from $-30 \mu \mathrm{~A}$ and $5 \mu \mathrm{~A}$ to $-5 \mu \mathrm{~A}$ and $30 \mu \mathrm{~A}$. <br> Changed $V_{I H} \leq V_{D D}$ to $V_{I H}<V_{D D}$ on page \# 18. <br> Replaced Package Name column with Package Diagram in the Ordering Information table. <br> Updated Ordering Information Table. |
| *D | 475009 | VKN | See ECN | Added the Maximum Rating for Supply Voltage on $\mathrm{V}_{\mathrm{DDQ}}$ Relative to GND Changed $\mathrm{t}_{\mathrm{TH}}, \mathrm{t}_{\mathrm{TL}}$ from 25 ns to 20 ns and $\mathrm{t}_{\text {TDOV }}$ from 5 ns to 10 ns in TAP AC Switching Characteristics table. Updated the Ordering Information table. |
| *E | 793579 | VKN | See ECN | Added Part numbers CY7C1386F and CY7C1387F Added footnote\# 3 regarding Chip Enable Updated Ordering Information table |
| *F | 2756940 | VKN | 08/27/2009 | Included Soft Error Immunity Data <br> Modified Ordering Information table by including parts that are available and modified the disclaimer for the Ordering information. |
| *G | 3006369 | NJY | 08/12/10 | Template update. <br> Added Ordering Code Definitions. <br> Added Acronyms. |

CY7C1386D, CY7C1386F CY7C1387D, CY7C1387F

Document History Page (continued)

| Document Title: CY7C1386D/CY7C1387D/CY7C1386F/CY7C1387F, 18-Mbit (512 K $\times 36 / 1 \mathrm{M} \times 18$ ) Pipelined DCD Sync SRAM <br> Document Number: 38-05545 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Revision | ECN | Orig. of <br> Change | Submission <br> Date | Description of Change |
| ${ }^{* H}$ | 3309506 | OSN | $07 / 12 / 2011$ | Updated Package Diagrams. <br> Added Units of Measure. <br> Updated in new template. |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

## Products

| Automotive | cypress.com/go/automotive |
| :--- | ---: |
| Clocks \& Buffers | cypress.com/go/clocks <br> cypress.com/go/interface |
| Interface | cypress.com/go/powerpsoc <br> Lighting \& Power Control <br> cypress.com/go/plc |
| Memory | cypress.com/go/memory |
| Optical \& Image Sensing | cypress.com/go/image |
| PSoC | cypress.com/go/psoc |
| Touch Sensing | cypress.com/go/touch |
| USB Controllers | cypress.com/go/USB |
| Wireless/RF | cypress.com/go/wireless |

© Cypress Semiconductor Corporation, 2004-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.
Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.


[^0]:    Notes

    1. For best practices or recommendations, please refer to the Cypress application note AN1064, SRAM System Design Guidelines on www.cypress.com.
    2. $\mathrm{CE}_{3}$ and $\mathrm{CE}_{2}$ are for 100-pin TQFP and 165-ball FBGA packages only. 119-ball BGA is offered only in Single Chip Enable.
[^1]:    Note
    4. $\overline{\mathrm{CE}}_{3}$ and $\mathrm{CE}_{2}$ are for 100-pin TQFP and 165-ball FBGA packages only. 119-ball BGA is offered only in Single Chip Enable.

[^2]:    Note
    5. $\overline{\mathrm{CE}}_{3}$ and $\mathrm{CE}_{2}$ are for 100-pin TQFP and 165-ball FBGA packages only. 119-ball BGA is offered only in Single Chip Enable.

[^3]:    Notes
    6. $X=$ Do not care, $H=$ Logic HIGH, L = Logic LOW.
    7. $\overline{W R I T E}=L$ when any one or more byte write enable signals, and $\overline{\mathrm{BWE}}=\mathrm{L}$ or $\overline{\mathrm{GW}}=\mathrm{L} . \overline{\mathrm{WRITE}}=\mathrm{H}$ when all byte write enable signals, $\overline{\mathrm{BWE}}, \overline{\mathrm{GW}}=\mathrm{H}$.
    8. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
    9. The SRAM always initiates a read cycle when $\overline{A D S P}$ is asserted, regardless of the state of $\overline{G W}$, $\overline{B W E}$, or $\overline{B W W}_{X}$. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, $\overline{\mathrm{OE}}$ must be driven HIGH prior to the start of the write cycle to allow the outputs to tristate. OE is a don't care for the remainder of the write cycle.
    10. $\overline{\mathrm{OE}}$ is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tristate when $\overline{\mathrm{OE}}$ is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).

[^4]:    Notes
    21. Overshoot: $\mathrm{V}_{\mathrm{IH}}(\mathrm{AC})<\mathrm{V}_{\mathrm{DD}}+1.5 \mathrm{~V}$ (pulse width less than $\mathrm{t}_{\mathrm{CYC}} / 2$ ), undershoot: $\mathrm{V}_{\mathrm{IL}}(\mathrm{AC})>-2 \mathrm{~V}$ (pulse width less than $\mathrm{t}_{\mathrm{CYC}} / 2$ ).
    22. $T_{\text {Power-up: }}$ : assumes a linear ramp from 0 V to $\mathrm{V}_{\mathrm{DD}(\min )}$ within 200 ms . During this time $\mathrm{V}_{I H}<\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{DDQ}} \leq \mathrm{V}_{\mathrm{DD}}$.

[^5]:    Note
    23. Tested initially and after any design or process change that may affect these parameters.

[^6]:    Notes
    35. Device must be deselected when entering $Z Z$ sleep mode. See cycle descriptions table for all possible signal conditions to deselect the device. 36. DQs are in high $Z$ when exiting $Z Z$ sleep mode.

