

Data Sheet January 16, 2006 FN2793.7

16 x 8 x 1 BiMOS-E Crosspoint Switch

The Intersil CD22M3494 is an array of 128 analog switches capable of handling signals from DC to video. Because of the switch structure, input signals may swing through the total supply voltage range, V_{DD} to V_{EE}. Each of the 128 switches may be addressed via the ADDRESS input to the 7 to 128 line decoder. The state of the addressed switch is established by the signal to the DATA input. A low or zero input will open the switch, while a high logic level or a one will result in closure of the addressed switch when the STROBE input goes high from its normally low state. Any number or combination of connections may be active at one time. Each connection, however, must be made or broken individually in the manner previously described. All switches may be reset by taking the RESET input from a zero state to a one state and then returning it to its normal low state.

CS allows crosspoint array to be cascaded for matrix expansion.


Features

- 128 Analog Switches
- Low r_{ON}
- Guaranteed r_{ON} Matching
- · Analog Signal Input Voltage Equal to the Supply Voltage
- Wide Operating Voltage 4V to 15V
- · Parallel Input Addressing
- High Latch Up Current 50mA (Min)
- · Very Low Crosstalk
- Pin and Functionally Compatible with the Following Types: SGS M3494 and Mitel MT8816
- Pb-Free Plus Anneal Available (RoHS Compliant)

Applications

- PBX Systems
- Instrumentation
- · Analog and Digital Multiplexers
- · Video Switching Networks

Block Diagram




Ordering Information

PART NUMBER	PART MARKING	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
CD22M3494E	CD22M3494E	-40 to 85	40 Ld PDIP	E40.6
CD22M3494EZ (See Note)	CD22M3494EZ	-40 to 85	40 Ld PDIP** (Pb-free)	E40.6
CD22M3494MQ*	CD22M3494MQ	-40 to 85	44 Ld PLCC (Mitel Ld Compatible)	N44.65
CD22M3494MQZ* (See Note)	CD22M3494MQZ	-40 to 85	44 Ld PLCC (Mitel Ld Compatible) (Pb-free)	N44.65
CD22M3494MQA*	CD22M3494MQA	-40 to 85	44 Ld PLCC (Mitel Ld Compatible)	N44.65
CD22M3494MQAZ* (See Note)	CD22M3494MQAZ	-40 to 85	44 Ld PLCC (Mitel Ld Compatible) (Pb-free)	N44.65
CD22M3494SQ	CD22M3494SQ	-40 to 85	44 Ld PLCC (SGS Ld Compatible)	N44.65
CD22M3494SQZ (See Note)	CD22M3494SQZ	-40 to 85	44 Ld PLCC (SGS Ld Compatible) (Pb-free)	N44.65

^{*}Add "96" suffix for tape and reel.

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Pinouts



^{**}Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing, applications.

Absolute Maximum Ratings

_	
DC Supply Voltage (V _{DD})	
Voltages Referenced to V _{EE}	0.5 to 16V
DC Supply Voltage (V _{DD})	
Voltages Referenced to V _{SS}	0.5, 16V
DC Input Diode Current, I _{IN}	
For V_I , Digital < V_{SS} -0.5V or V_I ,	
Analog $<$ V _{EE} -0.5V or V _I $>$ V _{DD} 0.5V	±20mA
DC Output Diode Current, IOK	
For V_O , Digital < V_{SS} -0.5V or V_O ,	
Analog $<$ V _{EE} -0.5V or V _O $>$ V _{DD} 0.5V	±20mA
DC Transmission Gate Current	±25mA
Power Dissipation Per Package (Po)	
For $T_A = -40^{\circ}C$ to $85^{\circ}C$ (PDIP)	500mW
For T _A = 60°C to 85°C Derate Linearly	12mW/°C to 200mW
For $T_A = -40^{\circ}$ C to 85°C (PLCC)	600mW

Thermal Information

Thermal Resistance (Typical, Note 1)	θ _{JA} (°C/W)
PDIP Package*	55
PLCC Package	43
Maximum Junction Temperature Plastic Package	150°C
Maximum Storage Temperature Range (T _{STG})65	
Maximum Lead Temperature (Soldering 10s)	300°C
(PLCC - Lead Tips Only)	

^{*}Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing. applications.

Operating Conditions

Operating Temperature Range (T _A)	
Package Type E and Q40°C to 85°C	
Supply Voltage Range	
For T _A = Full Package Temperature Range	
V _{SS} = 0V, V _{EE} = 0V, V _{DD}	
DC Input or Output Voltage V _I or V _O V _{EE} to V _{DD}	
Digital Input Voltage	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $\theta_{\mbox{\scriptsize JA}}$ is measured with the component mounted on an evaluation PC board in free air.

$\textbf{Electrical Specifications} \hspace{0.5cm} \textbf{T}_{A} = -40 ^{\circ} \text{C to } 85 ^{\circ} \text{C}, \ \textbf{V}_{DD} = 5 \text{V}, \ \textbf{V}_{SS} = 0 \text{V}, \ \textbf{V}_{EE} = 0 \text{V}, \ \textbf{Unless Otherwise Specified}$

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
STATIC CONTROLS	•					'
Supply Current	I _{DD}	V _{DD} = 5V, Logic Inputs = V _{DD}	-	-	2	mA
		V _{DD} = 15V, Logic Inputs = V _{DD}	-	-	5	mA
High-Level Input Voltage	V _{IH}	V _{DD} = 5V	2.4 (Note 2)	-	-	V
Low-Level Input Voltage	V _{IL}		-	-	0.8 (Note 2)	V
Input Leakage Current, Digital	I _{IN}	Reset = Low (Note 3)	-	-	±10 (Note 4)	μА

$\textbf{Electrical Specifications} \hspace{0.5cm} \textbf{T}_{A} = -40^{\circ} \textbf{C} \hspace{0.1cm} \text{to } 85^{\circ} \textbf{C}, \hspace{0.1cm} \textbf{V}_{DD} = 12 \textbf{V}, \hspace{0.1cm} \textbf{V}_{SS} = 0 \textbf{V}, \hspace{0.1cm} \textbf{V}_{EE} = 0 \textbf{V}, \hspace{0.1cm} \textbf{Unless Otherwise Specified}.$

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
STATIC CROSSPOINTS							
ON Resistance	r _{ON}	$T_A = 25^{\circ}C$. $V_{INI} = V_{DD}/2$ VX	V _{DD} = 10V	-	40	75	Ω
			V _{DD} = 12V	-	36	65	Ω
ON Resistance	r _{ON}	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C},$	V _{DD} = 10V	-	50	75	Ω
		$V_{IN} = V_{DD}/2$, VX -VY = 0.2V, V _{SS} = V _{EE} = 0V	V _{DD} = 12V	-	45	65	Ω
Difference in ON Resistance Between Any Two Switches	Δr _{ON}	T _A = 25°C, V _{IN} = V _{DD} /2, VX V _{SS} = V _{EE} = 0V, V _{DD} = 12V	- VY = 0.2V,	-	6	10	Ω

<u>inter_{sil}</u>

$\textbf{Electrical Specifications} \hspace{0.5cm} \textbf{T}_{A} = -40^{\circ} \text{C to } 85^{\circ} \text{C}, \hspace{0.5cm} \textbf{V}_{DD} = 12 \text{V}, \hspace{0.5cm} \textbf{V}_{SS} = 0 \text{V}, \hspace{0.5cm} \textbf{V}_{EE} = 0 \text{V}, \hspace{0.5cm} \textbf{Unless Otherwise Specified.} \hspace{0.5cm} \textbf{(Continued)}$

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Difference in ON Resistance Between Any Two Switches	Δr _{ON}	$T_A = -40$ °C to 85°C, $V_{IN} = V_{DD}/2$, VX - VY = 0.2V, $V_{DD} = 12$ V $V_{SS} = V_{EE} = 0$ V, VDD = 12V	-	-	10	Ω
OFF-State Leakage Current	IL	VX - VY = 12V	-	-	±10 (Note 4)	μΑ

$\textbf{Electrical Specifications} \hspace{0.5cm} \textbf{T}_{A} = 25^{\circ} \textbf{C}, \, \textbf{V}_{SS} = \textbf{0V}, \, \textbf{V}_{EE} = \textbf{0V}, \, \textbf{V}_{DD} = \textbf{14V}, \, \textbf{C}_{L} = \textbf{50pF}, \, \textbf{Unless Otherwise Specified}.$

PARAMETER		ETER TEST CONDITIONS		TYP	MAX	UNITS
DYNAMIC CROSSPOINTS			1	1	II.	'
Switch I/O Capacitance		$V_{IN} = V_{DD}/2$, f = 1MHz	-	-	20	pF
Switch Feedthrough Capacitance		V _{IN} = V _{DD} /2, f = 1MHz	-	0.3	-	pF
Propagation Delay Time (Switch ON) Signal Input to Output, t _{PHL} or t _{PLH}			-	5	30	ns
Frequency Response Channel ON f = 20log (VX/VY) = -3dB		$C_L = 3pF, R_L = 75\Omega, V_{IN} = 2V_{P-P}$	-	50	-	MHz
Total Harmonic, THD		V _{IN} = 2V _{P-P} , f = 1kHz	-	0.01	-	%
Feedthrough Channel OFF Feedthrough = 20log (VX/VY) = F _{DT}		$V_{IN} = 2V_{P-P}$, $f = 1kHz$	-	-95	-	dB
Frequency for Signal Crosstalk, f _{CT}	40dB	$V_{IN} = 2V_{P-P}, R_L = 75\Omega$	-	10	-	MHz
Attenuation of:	110dB	$V_{IN} = 2V_{P-P}$, $R_L = 1k\Omega \parallel 10pF$	-	5	-	kHz
Control Crosstalk DATA-Input, ADDRESS, or STROBE to Output		Control Input = $3V_{P-P}$ Square Wave, $t_R = t_F = 10$ ns $R_{IN} = 1$ K, $R_{OUT} = 10$ k $\Omega \parallel 10$ pF	-	75	-	mV _{PEAK}

$\textbf{Electrical Specifications} \hspace{0.5cm} \textbf{T}_{A} = 25^{\circ} \text{C}, \, \textbf{V}_{SS} = 0 \\ \textbf{V}, \, \textbf{V}_{EE} = 0 \\ \textbf{V}, \, \textbf{V}_{DD} = 14 \\ \textbf{V}, \, \textbf{R}_{L} = 1 \\ \textbf{k} \\ \Omega \parallel 50 \\ \textbf{pF}, \, \textbf{Unless Otherwise Specified}. \\ \textbf{Specified} = 0 \\ \textbf{V}_{SS} = 0 \\ \textbf{V}_{S$

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
DYNAMIC CONTROLS		<u>.</u>	•			
Digital Input Capacitance	C _{IN}	V _{IN} = 5V, f = 1MHz	-	5	-	pF
Propagation Delay Time STROBE to Output						
Switch Turn-ON	t _{PSN}		-	50	100	ns
Switch Turn-OFF	t _{PSF}		-	50	100	ns
DATA-IN to Output						
Turn-ON to High Level	t _{PZH}		-	60	100	ns
Turn-ON to Low Level	t _{PZL}		-	70	100	ns
ADDRESS to Output						
Turn-ON to High Level	t _{PAN}		-	70	-	ns
Turn-OFF to Low Level	t _{PAF}		-	70	-	ns


 $\textbf{Electrical Specifications} \hspace{0.5cm} \textbf{T}_{A} = 25^{\circ} \textbf{C}, \hspace{0.5cm} \textbf{V}_{SS} = 0 \textbf{V}, \hspace{0.5cm} \textbf{V}_{EE} = 0 \textbf{V}, \hspace{0.5cm} \textbf{V}_{DD} = 14 \textbf{V}, \hspace{0.5cm} \textbf{R}_{L} = 1 \textbf{k} \hspace{0.5cm} \boldsymbol{\Omega} \hspace{0.5cm} || \hspace{0.5cm} \textbf{50pF}, \hspace{0.5cm} \textbf{Unless Otherwise Specified}. \hspace{0.5cm} \textbf{(Continued)}$

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Setup Time						
CS to STROBE	tcs		10	-	-	ns
DATA-IN to STROBE	t _{DS}		10	-	-	ns
ADDRESS to STROBE	tas		10	-	-	ns
Hold Time						
STROBE to CS	t _{CH}		10	-	-	ns
ADDRESS to CS			10	-	-	ns
STROBE to DATA-IN	t _{DH}		20	-	-	ns
STROBE to ADDRESS	t _{AH}		10	-	-	ns
DATA-IN to CS			20	-	-	ns
Pulse Width						
STROBE	t _{SPW}		20	-	-	ns
RESET	t _{RPW}		20	-	-	ns
RESET Turn-OFF to Output Delay	t _{PHZ}		-	70	100	ns

NOTES:

- $2. \ \, \text{Operation of V}_{IH} \text{ at 2.4V or V}_{IL} \text{ at 0.8V will result in much higher supply current (I}_{DD}) \text{ than for logic inputs equal to V}_{DD} \text{ or V}_{SS} \text{ respectively.}$
- 3. Reset I_{IH} < 20 μ A, Reset = V_{IH} .
- 4. At 25°C Limit is ±100nA.

Timing Diagram



TRUTH TABLE X AXIS

X ADDRESS						
AX3	AX2	AX1	AX0	X SWITCH		
0	0	0	0	X0		
0	0	0	1	X1		
0	0	1	0	X2		
0	0	1	1	Х3		
0	1	0	0	X4		
0	1	0	1	X5		
0	1	1	0	X12		
0	1	1	1	X13		
1	0	0	0	X6		
1	0	0	1	X7		
1	0	1	0	X8		
1	0	1	1	X9		
1	1	0	0	X10		
1	1	0	1	X11		
1	1	1	0	X14		
1	1	1	1	X15		

TRUTH TABLE Y AXIS

Y ADDRESS							
AY2	AY1	AY0	Y SWITCH				
0	0	0	Y0				
0	0	1	Y1				
0	1	0	Y2				
0	1	1	Y3				
1	0	0	Y4				
1	0	1	Y5				
1	1	0	Y6				
1	1	1	Y7				


To make a connection (close switch) between any two points, specify an "X" address, a "Y" address, set "DATA" high, and switch "STROBE" from low to high. To break a connection, follow this same procedure with "DATA" low.

Example:

To connect switch X3 to switch Y4:
To connect switch X6 to switch Y7:
To break connection from X3 to Y4:

		X ADD	RESS	Y ADDRESS			
DATA	AX3	AX2	AX1	AX0	AY2	AY1	AY0
1	0	0	1	1	1	0	0
1	1	0	0	0	1	1	1
0	0	0	1	1	1	0	0

Typical Performance Curve



Pin Descriptions


40 LD PE SYMBOL PIN NO	40 LD BDIB	44 LD PLCC PIN NO.			
	PIN NO.	MQ	SQ	DESCRIPTION	
POWER SUPP	LIES				
V_{DD}	40	44	44	Positive Supply.	
V _{SS}	16	18	17	Negative Supply (Digital).	
V _{EE}	20	22 22		Negative Supply (Analog).	
ADDRESS					
AX0 - AX3	5, 22, 23 and 4	5, 24, 25 and 4		X Address Lines. These pins select one of the 16 rows of switches. See the Truth Table for the valid addresses.	
AY0 - AY2	24, 25 and 2	26, 27 and 2		Y Address Lines. These pins select one of the 8 columns of switches. See the Truth Table for the valid addresses.	
CONTROL	1			·	
DATA	38	42		DATA Input determines the state of the addressed switch. A high or one will close the switch. A low or zero will open the switch.	
STROBE	18	20		STROBE Input enables the action defined by the DATA and ADDRESS Inputs. A low or zero results in no action. The ADDRESS Input must be stable before the STROBE Input goes to the active high level. The DATA Input must be stable on the failing edge of the STROBE.	
RESET	3	3		MASTER RESET. A high or one on this line opens all switches.	
CS	36	40	39	CHIP SELECT. Device is selected when CS is at a high level, allows the crosspoint array to be cascaded for matrix expansion.	

intersil

Pin Descriptions (Continued)

40 LD PDIP SYMBOL PIN NO.	40 I D PDIP	44 LD PLCC PIN NO.						
		MQ	sq	DESCRIPTION				
INPUTS/OUTPUTS								
X0 - X5 X6 - X11 X12 - X15	33-28, 8-13, 27, 26, 6, 7	37-32, 9-14	, 31, 30, 7, 8	Analog or Digital Inputs/Outputs. These pins are the rows X0 - X15.				
Y0 - Y7 I/O	35, 37, 39, 1, 21, 19, 17, 15	39, 41, 43, 1, 23, 21, 19, 17	40, 41, 43, 1, 23, 21, 19, 18	Analog or Digital Inputs/Outputs. These pins are the columns Y0 - Y7.				

Pinouts



All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

intersil