

### 3.3 V SDRAM Modules

#### 144-pin SO-DIMM SDRAM Modules PC100/PC133

#### 32 MB, 64 MB & 128 MB Density in COB Technique

- 144-pin Eight Byte Small Outline Dual-In-Line Synchronous DRAM Modules for notebook applications
- One bank 4M × 64 non-parity organization
- Two bank 8M × 64 and 16M × 64 non-parity module organization
- suitable for use in PC100 and PC133 applications
- Auto ReSingle + 3.3 V (± 0.3 V) power supply
- Programmable  $\overline{\text{CAS}}$  Latency, Burst Length, and Wrap Sequence (Sequential & Interleave)
- Auto Refresh (CBR) and Self Refresh
- Decoupling capacitors mounted on substrate
- All inputs and outputs are LVTTTL compatible
- Serial Presence Detect with E<sup>2</sup>PROM
- Uses COB (“Chip-on-Board”) technique
- 4096 refresh cycles every 64 ms
- Gold contact pad
- This module family is fully pin and functional compatible with the latest INTEL SO-DIMM specification

- Performance:

		-7.5	-8	Unit
		PC133 3-3-3	PC100 2-2-2	
$f_{\text{CK}}$	Clock Frequency (max.)	133	100	MHz
$t_{\text{AC}}$	Clock Access Time $\overline{\text{CAS}}$ Latency = 2 & 3	5.4	6	ns

This Infineon module family are industry standard 144-pin 8-byte Synchronous DRAM (SDRAM) Small Outline Dual In-line Memory Modules (SO-DIMM) which are organized as x64 high speed memory arrays designed for use in non-parity applications. These SO-DIMMs use COB (“Chip-on-Board”) technology. Decoupling capacitors are mounted on the board.

The DIMMs use optional serial presence detects implemented via a serial E<sup>2</sup>PROM using the 2-pin I<sup>2</sup>C protocol. The first 128 bytes are utilized by the DIMM manufacturer and the second 128 bytes are available to the end user.

All Infineon 144-pin SO-DIMMs provide a high performance, flexible 8-byte interface in a 67.5 mm long footprint.

**Product Spectrum**

Organization	Partnumber	SDRAMs Used	Row Addr.	Bank Select	Column Addr.	Refresh	Period
4M × 64	HYS64V4220GCDL-7.5	4 4M × 16	12	BA0, BA1	8	4k	64 ms
8M × 64	HYS64V8220GCDL-7.5	8 4M × 16	12	BA0, BA1	8	4k	64 ms
16M × 64	HYS64V16220GCDL-7.5	16 8M × 8	12	BA0, BA1	9	4k	64 ms
4M × 64	HYS64V4220GCDL-8	4 4M × 16	12	BA0, BA1	8	4k	64 ms
8M × 64	HYS64V8220GCDL-8	8 4M × 16	12	BA0, BA1	8	4k	64 ms
16M × 64	HYS64V16220GCDL-8	16 8M × 8	12	BA0, BA1	9	4k	64 ms

*Note: All partnumbers end with a place code (not shown), designating the die revision. Consult factory for current revision. Example: HYS 64V16220GCDL-8-B, indicating Rev.B dies are used for SDRAM components.*

**Card Dimensions**

Organization	PCB-Board	L × H × T [mm]
4M × 64	L-DIM-144-C8	67.60 × 25.40 × 3.80
8M × 64	L-DIM-144-C8	67.60 × 25.40 × 3.80
16M × 64	L-DIM-144-C9	67.60 × 25.40 × 3.80

**Pin Definitions and Functions**


A0 - A11	Address Inputs	DQMB0 - DQMB7	Data Mask
BA0, BA1	Bank Selects	$\overline{CS0} - \overline{CS3}$	Chip Select
DQ0 - DQ63	Data Input/Output	$V_{DD}$	Power (+ 3.3 V)
$\overline{RAS}$	Row Address Strobe	$V_{SS}$	Ground
$\overline{CAS}$	Column Address Strobe	SCL	Clock for Presence Detect
$\overline{WE}$	Read/Write Input	SDA	Serial Data Out for Presence Detect
CKE0	Clock Enable	N.C.	No Connection
CLK0	Clock Input	–	–

**Pin Configuration**


<b>PIN#</b>	<b>Front Side</b>	<b>PIN#</b>	<b>Back Side</b>	<b>PIN#</b>	<b>Front Side</b>	<b>PIN#</b>	<b>Back Side</b>
1	V <sub>SS</sub>	2	V <sub>SS</sub>	73	N.C.	74	CLK1
3	DQ0	4	DQ32	75	V <sub>SS</sub>	76	V <sub>SS</sub>
5	DQ1	6	DQ33	77	N.C.	78	N.C.
7	DQ2	8	DQ34	79	N.C.	80	N.C.
9	DQ3	10	DQ35	81	V <sub>DD</sub>	82	V <sub>DD</sub>
11	V <sub>DD</sub>	12	V <sub>DD</sub>	83	DQ16	84	DQ48
13	DQ4	14	DQ36	85	DQ17	86	DQ49
15	DQ5	16	DQ37	87	DQ18	88	DQ50
17	DQ6	18	DQ38	89	DQ19	90	DQ51
19	DQ7	20	DQ39	91	V <sub>SS</sub>	92	V <sub>SS</sub>
21	V <sub>SS</sub>	22	V <sub>SS</sub>	93	DQ20	94	DQ52
23	DQMB0	24	DQMB4	95	DQ21	96	DQ53
25	DQMB1	26	DQMB5	97	DQ22	98	DQ54
27	V <sub>DD</sub>	28	V <sub>DD</sub>	99	DQ23	100	DQ55
29	A0	30	A3	101	V <sub>DD</sub>	102	V <sub>DD</sub>
31	A1	32	A4	103	A6	104	A7
33	A2	34	A5	105	A8	106	BA0
35	V <sub>SS</sub>	36	V <sub>SS</sub>	107	V <sub>SS</sub>	108	V <sub>SS</sub>
37	DQ8	38	DQ40	109	A9	110	BA1
39	DQ9	40	DQ41	111	A10	112	A11
41	DQ10	42	DQ42	113	V <sub>DD</sub>	114	V <sub>DD</sub>
43	DQ11	44	DQ43	115	DQMB2	116	DQMB6
45	V <sub>DD</sub>	46	V <sub>DD</sub>	117	DQMB3	118	DQMB7
47	DQ12	48	DQ44	119	V <sub>SS</sub>	120	V <sub>SS</sub>
49	DQ13	50	DQ45	121	DQ24	122	DQ56
51	DQ14	52	DQ46	123	DQ25	124	DQ57
53	DQ15	54	DQ47	125	DQ26	126	DQ58
55	V <sub>SS</sub>	56	V <sub>SS</sub>	127	DQ27	128	DQ59
57	N.C.	58	N.C.	129	V <sub>DD</sub>	130	V <sub>DD</sub>
59	N.C.	60	N.C.	131	DQ28	132	DQ60
61	CLK0	62	CKE0	133	DQ29	134	DQ61
63	V <sub>DD</sub>	64	V <sub>DD</sub>	135	DQ30	136	DQ62
65	RAS	66	CAS	137	DQ31	138	DQ63

### Pin Configuration (cont'd)


PIN#	Front Side	PIN#	Back Side	PIN#	Front Side	PIN#	Back Side
67	$\overline{WE}$	68	CKE1	139	$V_{SS}$	140	$V_{SS}$
69	$\overline{CS0}$	70	(A12)	141	SDA	142	SCL
71	$\overline{CS1}$	72	(A13)	143	$V_{DD}$	144	$V_{DD}$



**Block Diagram: One Bank 4M x 64 SDRAM DIMM Module**



**Block Diagram: Two Bank 8M x 64 SDRAM DIMM Module**



**Block Diagram: Two Bank 16M x 64 SDRAM DIMM Module**

**DC Characteristics**

$T_A = 0$  to  $70$  °C;  $V_{SS} = 0$  V;  $V_{DD}, V_{DDQ} = 3.3$  V  $\pm$  0.3 V

Parameter	Symbol	Limit Values		Unit
		min.	max.	
Input High Voltage	$V_{IH}$	2.0	$V_{DD} + 0.3$	V
Input Low Voltage	$V_{IL}$	- 0.5	0.8	V
Output High Voltage ( $I_{OUT} = - 4.0$ mA)	$V_{OH}$	2.4	-	V
Output Low Voltage ( $I_{OUT} = 4.0$ mA)	$V_{OL}$	-	0.4	V
Input Leakage Current, any input ( $0$ V $<$ $V_{IN} <$ 3.6 V, all other inputs = 0 V)	$I_{I(L)}$	- 20	20	$\mu$ A
Output Leakage Current (DQ is disabled, $0$ V $<$ $V_{OUT} <$ $V_{DD}$ )	$I_{O(L)}$	- 20	20	$\mu$ A

**Capacitance**

$T_A = 0$  to  $70$  °C;  $V_{DD} = 3.3$  V  $\pm$  0.3 V,  $f = 1$  MHz

Parameter	Symbol	Limit Values			Unit
		4M $\times$ 64 max.	8M $\times$ 64 max.	16M $\times$ 64 max.	
Input Capacitance (A0 to A11, BA0, BA1)	$C_{I1}$	25	50	65	pF
Input Capacitance ( $\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ )	$C_{I2}$	35	50	75	pF
Input Capacitance (CLK0, CLK1)	$C_{I3}$	35	35	58	pF
Input Capacitance ( $\overline{CS0}$ , $\overline{CS1}$ )	$C_{I4}$	25	30	40	pF
Input Capacitance (DQMB0 - DQMB7)	$C_{I5}$	10	15	15	pF
Input/Output Capacitance (DQ0 - DQ63)	$C_{IO}$	25	25	50	pF
Input Capacitance (SCL, SA0 - 2)	$C_{SC}$	10	15	18	pF
Input/Output Capacitance	$C_{SD}$	8	8	8	pF

**Operating Currents per Memory Bank**

$T_A = 0$  to  $70$  °C,  $V_{DD} = 3.3$  V  $\pm$  0.3 V

(Recommended Operating Conditions unless otherwise noted)

Parameter	Test Condition	Symbol	4M × 64	8M × 64	16M × 64	Unit	Note
Operating current  $t_{RC} = t_{RC(MIN.)}$ , $t_{CK} = t_{CK(MIN.)}$ Outputs open, Burst Length = 4, CL = 3 All banks operated in random access, all banks operated in ping-pong manner to maximize gapless data access	–	$I_{CC1}$	260	520	1024	mA	<sup>1)</sup>
Precharge stand-by current in Power Down Mode  $\overline{CS} = V_{IH(MIN.)}$ , $CKE \leq V_{IL(MAX.)}$	$t_{CK} = \text{min.}$	$I_{CC2P}$	4	8	16	mA	<sup>1)</sup>
	$t_{CK} = \text{infinity}$	$I_{CC2PS}$	2	4	8	mA	<sup>1)</sup>
Precharge Stand-by Current in Non-Power Down Mode  $\overline{CS} = V_{IH(MIN.)}$ , $CKE \geq V_{IH(MIN.)}$	$t_{CK} = \text{min.}$	$I_{CC2N}$	70	140	280	mA	<sup>1)</sup>
	$t_{CK} = \text{infinity}$	$I_{CC2NS}$	10	20	40	mA	<sup>1)</sup>
No operating current  $t_{CK} = \text{min.}$ , $\overline{CS} = V_{IH(MIN.)}$ , active state (max. 4 banks)	$CKE \geq V_{IH(MIN.)}$	$I_{CC3N}$	90	180	360	mA	<sup>1)</sup>
	$CKE \leq V_{IL(MAX.)}$	$I_{CC3P}$	16	32	64	mA	<sup>1)</sup>
Burst operating current $t_{CK} = \text{min.}$ , Read command cycling	–	$I_{CC4}$	200	400	800	mA	<sup>1), 2)</sup>
Auto refresh current $t_{CK} = \text{min.}$ , Auto Refresh command cycling	–	$I_{CC5}$	260	520	1040	mA	<sup>1)</sup>
Self refresh current Self Refresh Mode, $CKE = 0.2$ V	–	$I_{CC6}$	1.6	3.2	6.4	mA	<sup>1)</sup>

**Notes**

1. These parameters depend on the cycle rate. These values are measured at 100 MHz operation frequency. Input signals are changed once during  $t_{CK}$ , excepts for  $I_{CC6}$  and for stand-by currents when  $t_{CK} = \text{infinity}$ .
2. These parameters are measured with continuous data stream during read access and all DQ toggling. CL = 3 and BL = 4 are assumed and the  $V_{DDQ}$  current is excluded.



**AC Characteristics** <sup>1), 2)</sup>

$T_A = 0$  to  $70$  °C;  $V_{SS} = 0$  V;  $V_{DD} = 3.3$  V  $\pm$  0.3 V,  $t_T = 1$  ns

Parameter	Symbol	Limit Values				Unit	Note
		-7.5 PC133-333		-8 PC100-222			
		min.	max.	min.	max.		

**Clock and Access Time**

Clock Cycle Time CAS Latency = 3 CAS Latency = 2	$t_{CK}$	7.5	–	10	–	ns	–
		10	–	10	–	ns	
Clock Frequency CAS Latency = 3 CAS Latency = 2	$f_{CK}$	–	133	–	100	MHz	–
		–	100	–	100	MHz	
Access Time from Clock CAS Latency = 3 CAS Latency = 2	$t_{AC}$	–	5.4	–	6	ns	2), 3)
		–	6	–	6	ns	
Clock High Pulse Width	$t_{CH}$	2.5	–	3	–	ns	–
Clock Low Pulse Width	$t_{CL}$	2.5	–	3	–	ns	–
Transition Time	$t_T$	0.3	1.2	0.5	10	ns	–

**Setup and Hold Parameters**

Input Setup Time	$t_{IS}$	1.5	–	2	–	ns	4)
Input Hold Time	$t_{IH}$	0.8	–	1	–	ns	4)
Power Down Mode Entry Time	$t_{SB}$	–	1	–	1	CLK	4)
Power Down Mode Exit Setup Time	$t_{PDE}$	0.8	–	1	–	CLK	4)
Mode Register Set-up Time	$t_{RSC}$	2	–	2	–	CLK	–

**Common Parameters**

Row to Column Delay Time	$t_{RCD}$	20	–	20	–	ns	5)
Row Precharge Time	$t_{RP}$	20	–	20	–	ns	5)
Row Active Time	$t_{RAS}$	45	100k	50	100k	ns	5)
Row Cycle Time	$t_{RC}$	67	–	70	–	ns	5)
Activate (a) to Activate (b) Command Period	$t_{RRD}$	14	–	16	–	ns	5)
CAS(a) to CAS(b) Command Period	$t_{CCD}$	1	–	1	–	CLK	–

**AC Characteristics** (cont'd) <sup>1), 2)</sup>

$T_A = 0$  to  $70$  °C;  $V_{SS} = 0$  V;  $V_{DD} = 3.3$  V  $\pm$  0.3 V,  $t_T = 1$  ns

Parameter	Symbol	Limit Values				Unit	Note
		-7.5 PC133-333		-8 PC100-222			
		min.	max.	min.	max.		

**Refresh Cycle**

Refresh Period (4096 cycles)	$t_{REF}$	–	64	–	64	ms	–
Self Refresh Exit Time	$t_{SREX}$	1	–	1	–	CLK	<sup>6)</sup>

**Read Cycle**


Data Out Hold Time	$t_{OH}$	3	–	3	–	ns	–
Data Out to Low Impedance Time	$t_{LZ}$	1	–	0	–	ns	–
Data Out to High Impedance Time	$t_{HZ}$	3	7	3	8	ns	<sup>7)</sup>
DQM Data Out Disable Latency	$t_{DQZ}$	–	2	–	2	CLK	–

**Write Cycle**

Data Input to Precharge (write recovery)	$t_{WR}$	2	–	2	–	CLK	–
DQM Write Mask Latency	$t_{DQW}$	0	–	0	–	CLK	–

**Notes**

1. An initial pause of 100  $\mu\text{s}$  is required after power-up. Then a Precharge All Banks command must be given followed by eight Auto Refresh (CBR) cycles before the Mode Register Set Operation can begin.
2. AC timing tests have  $V_{IL} = 0.4\text{ V}$  and  $V_{IH} = 2.4\text{ V}$  with the timing referenced to the 1.4 V crossover point. The transition time is measured between  $V_{IH}$  and  $V_{IL}$ . All AC measurements assume  $t_T = 1\text{ ns}$  with the AC output load circuit shown. Specified  $t_{AC}$  and  $t_{OH}$  parameters are measured with a 50 pF only, without any resistive termination and with a input signal of 1 V/ns edge rate between 0.8 V and 2.0 V.
3. If clock rising time is longer than 1 ns, a time  $(t_T - 0.5)\text{ ns}$  must be added to this parameter.
4. If  $t_T$  is longer than 1 ns, a time  $(t_T - 1)\text{ ns}$  must be added to this parameter.
5. Whenever the refresh Period has been exceeded, a minimum of two Auto (CRB) Refresh commands must be given to “wake-up” the device.
6. Self Refresh Exit is a synchronous operation and begins on the second positive clock edge after CKE returns high. Self Refresh Exit is not complete until a time period equal to  $t_{RC}$  is satisfied after the Self Refresh Exit command is registered.
7. Referenced to the time at which the output achieves the open circuit condition, not to output voltage levels.



A serial presence detect storage device - E<sup>2</sup>PROM - is assembled onto the module. Information about the module configuration, speed, etc. is written into the E<sup>2</sup>PROM device during module production using a serial presence detect protocol (I<sup>2</sup>C synchronous 2-wire bus).

**SPD-Table for PC100 2-2-2 SO-DIMM Modules**

Byte#	Description	SPD Entry Value	Hex		
			4M × 64 -8	8M × 64 -8	16M × 64 -8
0	Number of SPD Bytes	128	80		
1	Total Bytes in Serial PD	256	08		
2	Memory Type	SDRAM	04		
3	Number of Row Addresses (without BS)	–	0C		
4	Number of Column Addresses	–	08	08	09
5	Number of DIMM Banks	1/2	01	02	02
6	Module Data Width	64	40		
7	Module Data Width (cont'd)	0	00		
8	Module Interface Levels	LVTTL	01		
9	SDRAM Cycle Time at CL = 3	10.0 ns	A0		
10	SDRAM Access Time from Clock at CL = 3	6.0 ns	60		
11	DIMM Config (Error Det/Corr.)	none	00		
12	Refresh Rate/Type	Self-Refresh, 15.6 μs	80		
13	SDRAM Width, Primary	x16	10		
14	Error Checking SDRAM Data Width	n/a/x8	00		
15	Minimum Clock Delay for Back-to-Back Random Column Address	$t_{CCD} = 1 \text{ CLK}$	01		
16	Burst Length Supported	1, 2, 4, 8 & full page	8F		
17	Number of SDRAM Banks	2	04		
18	Supported CAS Latencies	2, & 3	06		
19	CS Latencies	CS latency = 0	01		
20	WE Latencies	Write latency = 0	01		
21	SDRAM DIMM Module Attributes	non buffered/non reg.	00		
22	SDRAM Device Attributes: General	$V_{DD}$ tol +/- 10%	0E		
23	SDRAM Cycle Time at CL = 2	10.0 ns	A0		
24	SDRAM Access Time from Clock at CL = 2	6.0 ns	60		
25	SDRAM Cycle Time at CL = 1	not supported	FF		
26	SDRAM Access Time from Clock at CL = 1	not supported	FF		
27	Minimum Row Precharge Time	20 ns	14		
28	Minimum Row Active to Row Active Delay	16 ns	10		
29	Minimum RAS to CAS Delay	20 ns	14		
30	Minimum RAS Pulse Width	45 ns	2D		
31	Module Bank Density (per bank)	32 MB/64 MB	08	08	10
32	SDRAM Input Setup Time	2 ns	20		
33	SDRAM Input Hold Time	1 ns	10		
34	SDRAM Data Input Setup Time	2 ns	20		
35	SDRAM Data Input Hold Time	1 ns	10		

**SPD-Table for PC100 2-2-2 SO-DIMM Modules (cont'd)**

Byte#	Description	SPD Entry Value	Hex		
			4M × 64 -8	8M × 64 -8	16M × 64 -8
36-61	Superset Information	–	FF		
62	SPD Revision	Revision 1.2	12		
63	Checksum for Bytes 0 - 62	–	DF	E0	E9
64-125	Manufactures's Information (optional)	–	FF		
126	Frequency Specification	PC100	64	64	64
127	Details	–	87	C7	C7
128+	Unused Storage Locations	–	FF		

**SPD-Table for PC133 3-3-3 SO-DIMM Modules**


Byte#	Description	SPD Entry Value	Hex		
			4M × 64 -7.5	8M × 64 -7.5	16M × 64 -7.5
0	Number of SPD Bytes	128	80		
1	Total Bytes in Serial PD	256	08		
2	Memory Type	SDRAM	04		
3	Number of Row Addresses (without BS)	–	0C		
4	Number of Column Addresses	–	08	08	09
5	Number of DIMM Banks	1/2	01	02	02
6	Module Data Width	64	40		
7	Module Data Width (cont'd)	0	00		
8	Module Interface Levels	LVTTL	01		
9	SDRAM Cycle Time at CL = 3	7.5 ns	75		
10	SDRAM Access Time from Clock at CL = 3	5.4 ns	54		
11	DIMM Config (Error Det/Corr.)	none	00		
12	Refresh Rate/Type	Self-Refresh, 15.6µs	80		
13	SDRAM Width, Primary	x16	10		
14	Error Checking SDRAM Data Width	n/a/x8	00		
15	Minimum Clock Delay for Back-to-Back Random Column Address	$t_{CCD} = 1 \text{ CLK}$	01		
16	Burst Length Supported	1, 2, 4, 8 & full page	8F		
17	Number of SDRAM Banks	2	04		
18	Supported CAS Latencies	2, & 3	06		
19	CS Latencies	CS latency = 0	01		
20	WE Latencies	Write latency = 0	01		
21	SDRAM DIMM Module Attributes	non buffered/non reg.	00		
22	SDRAM Device Attributes: General	$V_{DD}$ tol +/- 10%	0E		
23	SDRAM Cycle Time at CL = 2	10.0 ns	A0		
24	SDRAM Access Time from Clock at CL = 2	6.0 ns	60		
25	SDRAM Cycle Time at CL = 1	not supported	FF		
26	SDRAM Access Time from Clock at CL = 1	not supported	FF		
27	Minimum Row Precharge Time	20 ns	14		
28	Minimum Row Active to Row Active Delay	14 ns	0F		
29	Minimum RAS to CAS Delay	20 ns	14		
30	Minimum RAS Pulse Width	45 ns	2D		
31	Module Bank Density (per bank)	32 MB/64 MB	08	08	10
32	SDRAM Input Setup Time	1.5 ns	15		
33	SDRAM Input Hold Time	0.8 ns	08		
34	SDRAM Data Input Setup Time	1.5 ns	15		
35	SDRAM Data Input Hold Time	0.8 ns	08		

**SPD-Table for PC133 3-3-3 SO-DIMM Modules (cont'd)**


Byte#	Description	SPD Entry Value	Hex		
			4M × 64 -7.5	8M × 64 -7.5	16M × 64 -7.5
36-61	Superset Information	–	FF		
62	SPD Revision	Revision 1.2	12		
63	Checksum for Bytes 0 - 62	–	81	82	03
64-125	Manufactures's Information (optional)	–	FF		
126	Frequency Specification	PC133	64	64	64
127	Details	–	87	C7	C7
128+	Unused Storage Locations	–	FF		

**Package Outlines**

**32 & 64 MByte SO-DIMM Module Package**  
**(144-pin, Dual Read-out, Single In-line Memory Module)**




**Detail of Contacts:**



4Mx64/8Mx64 COB-SDRAM SODIMM  
 DM144-C8.WMF



**128 MByte SO-DIMM Module Package**  
**(144-pin, Dual Read-out, Single In-line Memory Module)**



GLD09192

**Rev Changes:**

12.98	4M x 64 version added, 128 MByte version SPD byte changed from 08h to 10h (x16 device), check sum adjusted. Capacitance values according to measurments on samples adjusted
12.1.99	Preliminary changed to final Input Capacitances adjusted
19.3.99	128 MB block diagram clarified
20.4.99	ICC6 low-power versions reduced to 400 $\mu$ A * components Infineon logo added
5.5.99	Serial resistors for clock inputs and dummy loading corrected
21.7.99	Some capacitance values changes due to new measured data
29.7.99	PC133 versions added
23.8.99	Editorial changes made according to Mr. Lewbel findings PC133 Byte 126 changed to 64h
27.8.99	Drawing for C8 optimised, old drawing may be misleading
6.9.99	Template from R&L
3.12.99	PC133 timing parameters changed according to INTEL PC133 specification