

CY14B104K, CY14B104M

4-Mbit (512 K × 8/256 K × 16) nvSRAM with Real Time Clock

Features


- 25 ns and 45 ns access times
- Internally organized as 512 K × 8 (CY14B104K) or 256 K × 16 (CY14B104M)
- Hands off automatic STORE on power-down with only a small capacitor
- STORE to QuantumTrap nonvolatile elements is initiated by software, device pin, or AutoStore on power-down
- RECALL to SRAM is initiated by software or power-up
- High reliability
- Infinite read, write, and RECALL cycles
- 1 million STORE cycles to QuantumTrap
- 20 year data retention
- Single 3-V +20%, -10% operation
- Data integrity of Cypress nvSRAM combined with full-featured real time clock (RTC)

- Watchdog timer
- Clock alarm with programmable interrupts
- Capacitor or battery backup for RTC
- Industrial temperature
- 44-pin and 54-pin thin small outline package (TSOP II)
- Pb-free and restriction of hazardous substances (RoHS) compliant

Functional Description

The Cypress CY14B104K and CY14B104M combines a 4-Mbit nonvolatile static RAM (nvSRAM) with a full-featured RTC in a monolithic integrated circuit. The embedded nonvolatile elements incorporate QuantumTrap technology producing the world's most reliable nonvolatile memory. The SRAM is read and written infinite number of times, while independent nonvolatile data resides in the nonvolatile elements.

The RTC function provides an accurate clock with leap year tracking and a programmable, high accuracy oscillator. The alarm function is programmable for periodic minutes, hours, days, or months alarms. There is also a programmable watchdog timer for process control.



Notes

- 1. Address $A_0 A_{18}$ for ×8 configuration and Address $A_0 A_{17}$ for ×16 configuration.
- 2. Data DQ₀ DQ₇ for ×8 configuration and Data DQ₀ DQ₁₅ for ×16 configuration.

•

3. BHE and BLE are applicable for ×16 configuration only.

Cypress Semiconductor Corporation Document #: 001-07103 Rev. *T 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised March 30, 2011

Logic Block Diagram^[1, 2, 3]



CY14B104K, CY14B104M

Contents

Device Operation	4
SRAM Read	4
SRAM Write	4
AutoStore Operation	4
Hardware STORE (HSB) Operation	5
Hardware RECALL (Power-Up)	5
Software STORE	5
Software RECALL	5
Preventing AutoStore	6
Data Protection	7
Noise Considerations	7
Real Time Clock Operation	7
nvTIME Operation	7
Clock Operations	
Reading the Clock	
Setting the Clock	
Backup Power	
Stopping and Starting the Oscillator	
Calibrating the Clock	
Alarm	
Watchdog Timer	8
Power Monitor	
Interrupts	
Flags Register	
Best Practices	
Maximum Ratings	
Operating Range	
DC Electrical Characteristics	
Data Retention and Endurance	17

Capacitance	17
Thermal Resistance	17
AC Test Conditions	17
RTC Characteristics	18
AC Switching Characteristics	19
SRAM Read Cycle	
SRAM Write Cycle	
Switching Waveforms	21
AutoStore/Power-Up RECALL	22
Switching Waveforms	22
Software Controlled STORE and RECALL Cycle	23
Hardware STORE Cycle	24
Truth Table For SRAM Operations	
For x8 Configuration	
For x16 Configuration	25
Ordering Information	
Ordering Code Definition	
Package Diagrams	
Acronyms	
Document Conventions	28
Units of Measure	28
Document History Page	
Sales, Solutions, and Legal Information	33
Worldwide Sales and Design Support	
Products	
PSoC Solutions	33



Pinouts

Figure 1. Pin Diagram - 44-PIn and 54-Pin TSOP II

$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	54 HSB 53 52 Atr 52 Atr 51 Ate 50 Ate 50 Ate 49 OE 48 BHE 47 BLE 46 DQ14 43 DQ12 42 Vss 41 Vcc 40 DQ10 38 DQ9 37 DQ8 36 VcAP 35 Ata 34 Ata 33 Ata 34 Ata 33 Ata 34 Ata 33 Ata 34 Ata 31 Ata 32 Ata 33 Ata 34 Ata 30 NC 29 VRTCcap 28 VRTCbat
--	---	---

Table 1. Pin Definitions

Pin Name	I/O Type	Description
$A_0 - A_{18}$	Input	Address inputs. Used to select one of the 524,288 bytes of the nvSRAM for x8 configuration.
$A_0 - A_{17}$		Address inputs. Used to select one of the 262,144 words of the nvSRAM for x16 configuration.
$DQ_0 - DQ_7$	Input/Output	Bidirectional data I/O lines for ×8 configuration. Used as input or output lines depending on operation.
$DQ_0 - DQ_{15}$		Bidirectional data I/O lines for ×16 configuration. Used as input or output lines depending on operation.
NC	No connect	No connects. This pin is not connected to the die.
WE	Input	Write Enable input, Active LOW. When selected LOW, data on the I/O pins is written to the specific address location.
CE	Input	Chip Enable input, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
ŌĒ	Input	Output Enable, Active LOW. The active LOW \overline{OE} input enables the data output buffers during read cycles. Deasserting \overline{OE} HIGH causes the I/O pins to tristate.
BHE	Input	Byte High Enable, Active LOW. Controls DQ ₁₅ - DQ ₈ .
BLE	Input	Byte Low Enable, Active LOW. Controls DQ ₇ - DQ ₀ .
X _{out}	Output	Crystal connection. Drives crystal on startup.
X _{in}	Input	Crystal connection. For 32.768 kHz crystal.
V _{RTCcap}	Power supply	Capacitor supplied backup RTC supply voltage. Left unconnected if V _{RTCbat} is used.
V _{RTCbat}	Power supply	Battery supplied backup RTC supply voltage. Left unconnected if V _{RTCcap} is used.

Notes

Address expansion for 8 Mbit. NC pin not connected to die.
 Address expansion for 16 Mbit. NC pin not connected to die.



Table 1. Pin Definitions (continued)

Pin Name	I/O Type	Description
INT	Output	Interrupt output. Programmable to respond to the clock alarm, the watchdog timer, and the power monitor. Also programmable to either active HIGH (push or pull) or LOW (open drain).
V _{SS}	Ground	Ground for the device. Must be connected to ground of the system.
V _{CC}	Power supply	Power supply inputs to the device. 3.0 V +20%, -10%
HSB	Input/Output	Hardware STORE Busy (HSB). When LOW this output indicates that a Hardware STORE is in progress. When pulled LOW external to the <u>chip</u> it initiates a nonvolatile STORE operation. After each Hardware and Software STORE operation, HSB is driven HIGH for a short time (t _{HHHD}) with standard output high current and then a weak internal pull-up resistor keeps this pin HIGH (external pull-up resistor connection optional).
V _{CAP}	Power supply	AutoStore capacitor. Supplies power to the nvSRAM during power loss to store data from SRAM to nonvolatile elements.

Device Operation

The CY14B104K/CY14B104M nvSRAM is made up of two functional components paired in the same physical cell. These are a SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM is transferred to the nonvolatile cell (the STORE operation), or from the nonvolatile cell to the SRAM (the RECALL operation). Using this unique architecture, all cells are stored and recalled in parallel. During the STORE and RECALL operations SRAM read and write operations are inhibited. The CY14B104K/CY14B104M supports infinite reads and writes similar to a typical SRAM. In addition, it provides infinite RECALL operations. See the Truth Table For SRAM Operations on page 25 for a complete description of read and write modes.

SRAM Read

The <u>CY14B104K/CY14B104M</u> performs a read cycle when \overline{CE} and \overline{OE} are LOW, and \overline{WE} and HSB are HIGH. The address specified on pins A₀₋₁₈ or A₀₋₁₇ determines which of the 524,288 data bytes or 262,144 words of 16 bits each are accessed. Byte enables (BHE, BLE) determine which bytes are enabled to the output, in the case of 16-bit words. When the read is initiated by an address transition, the outputs are valid after a delay of t_{AA} (read cycle 1). If the read is initiated by CE or OE, the outputs are valid at t_{ACE} or at t_{DOE}, whichever is later (read cycle 2). The data output repeatedly responds to address changes within the t_{AA} access time without the need for transitions on any control input_pins. <u>This</u> remains valid until another address change or until CE or OE is brought HIGH, or WE or HSB is brought LOW.

SRAM Write

A write cycle is performed when \overline{CE} and \overline{WE} are LOW and \overline{HSB} is HIGH. The address inputs must be stable before entering the write cycle and must remain stable until \overline{CE} or \overline{WE} goes HIGH at the end of the cycle. The data on the common I/O pins DO_{0-15} are written into the memory if it is valid t_{SD} before the end of a WE controlled write or before the end of an CE controlled write. The Byte Enable inputs (BHE, BLE) determine which bytes are written, in the case of 16-bit words. It is recommended that \overline{OE} be kept HIGH during the entire write cycle to avoid data bus contention on common I/O lines. If \overline{OE} is left LOW, internal circuitry turns off the output buffers t_{HZWE} after \overline{WE} goes LOW.

AutoStore Operation

The CY14B104K/CY14B104M stores data to the nvSRAM using one of three storage operations. The<u>se three</u> operations are: Hardware STORE, activated by the HSB; Software STORE, activated by an address sequence; AutoStore, on device power-down. The AutoStore operation is a unique feature of QuantumTrap technology and is enabled by default on the CY14B104K/CY14B104M.

During a normal operation, the device draws current from V_{CC} to charge a capacitor connected to the V_{CAP} pin. This stored charge is used by the chip to perform a single STORE operation. If the voltage on the V_{CC} pin drops below V_{SWITCH}, the part automatically disconnects the V_{CAP} pin from V_{CC}. A STORE operation is initiated with power provided by the V_{CAP} capacitor.

Note If the capacitor is not connected to V_{CAP} pin, AutoStore must be disabled using the soft sequence specified in Preventing AutoStore on page 6. In case AutoStore is enabled without a capacitor on V_{CAP} pin, the device attempts an AutoStore operation without sufficient charge to complete the Store. This corrupts the data stored in nvSRAM.

Figure 2. AutoStore Mode






Figure 2 on page 4 shows the proper connection of the storage capacitor (V_{CAP}) for automatic STORE operation. Refer to DC Electrical Characteristics on page 16 for the size of the V_{CAP} . The voltage on the V_{CAP} pin is driven to V_{CC} by a regulator on the chip. A pull-up should be placed on WE to hold it inactive during power-up. This pull-up is effective only if the WE signal is tristate during power-up. Many MPUs tristate their controls on power-up. This should be verified when using the pull-up. When the nvSRAM comes out of power-on-RECALL, the MPU must be active or the WE held inactive until the MPU comes out of reset.

To reduce unnecessary nonvolatile STOREs, AutoStore, and Hardware STORE operations are ignored unless at least one write operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a write operation has taken place. The HSB signal is monitored by the system to detect if an AutoStore cycle is in progress.

Hardware STORE (HSB) Operation

The CY14B104K/CY14B104M provides the $\overline{\text{HSB}}$ pin to control and acknowledge the STORE operations. The $\overline{\text{HSB}}$ pin is used to request a Hardware STORE cycle. When the HSB pin is driven LOW, the CY14B104K/CY14B104M conditionally initiates a STORE operation after t_{DELAY}. An actual STORE cycle begins only if a write to the SRAM has taken place since the last STORE or RECALL cycle. The HSB pin also acts as an open drain driver (internal 100 k Ω weak pull-up resistor) that is internally driven LOW to indicate a busy condition when the STORE (initiated by any means) is in progress.

Note After each Hardware and Software STORE operation $\overline{\text{HSB}}$ is driven HIGH for a short time (t_{HHHD}) with standard output high current and then remains HIGH by internal 100 k Ω pull-up resistor.

SRAM write operations that are in progress when $\overline{\text{HSB}}$ is driven LOW by any means are given time (t_{DELAY}) to complete before the STORE operation is initiated. However, any SRAM write cycles requested after HSB goes LOW are inhibited until HSB returns HIGH. In case the write latch is not set, HSB is not driven LOW by the CY14B104K/CY14B104M. But any SRAM read and write cycles are inhibited until HSB is returned HIGH by MPU or other external source.

During any STORE operation, regardless of how it is initiated, the CY14B104K/CY14B104M continues to drive the HSB pin LOW, releasing it only when the STORE is complete. Upon completion of the STORE operation, the nvSRAM memory access is inhibited for t_{LZHSB} time after HSB pin returns HIGH. Leave the HSB unconnected if it is not used.

Hardware RECALL (Power-Up)

During power-up or after any low power condition ($V_{CC} < V_{SWITCH}$), an internal RECALL request is latched. When V_{CC} again exceeds the V_{SWITCH} on powerup, a RECALL cycle is automatically initiated and takes $t_{HRECALL}$ to complete. During this time, the HSB pin is driven LOW by the HSB driver and all reads and writes to nvSRAM are inhibited.

Software STORE

Data is transferred from the SRAM to the nonvolatile memory by a software address sequence. The CY14B104K/CY14B104M <u>Software STORE cycle is initiated by executing sequential CE or</u> OE controlled read cycles from six specific address locations in exact order. During the STORE cycle, an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. After a STORE cycle is initiate, further input and output are disabled until the cycle is completed.

Because a sequence of reads from specific addresses is used for STORE initiation, it is important that no other read or write accesses intervene in the sequence, or the sequence is aborted and no STORE or RECALL takes place. To initiate the Software STORE cycle, the following read sequence must be performed:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x8FC0 Initiate STORE cycle

The software sequence may be clocked with \overline{CE} controlled reads or \overline{OE} controlled reads, with \overline{WE} kept HIGH for all the six READ sequences. After the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled. HSB is driven LOW. After the t_{STORE} cycle time is fulfilled, the SRAM is activated again for the read and write operation.

Software RECALL

Data is transferred from the nonvolatile memory to the SRAM by a software address sequence. A software RECALL cycle is initiated with a sequence of read operations in a manner similar to the Software STORE initiation. To initiate the RECALL cycle, perform the following sequence of CE or OE controlled read operations:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x4C63 Initiate RECALL cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared; then, the nonvolatile information is transferred into the SRAM cells. After the t_{RECALL} cycle time, the SRAM is again ready for read and write operations. The RECALL operation does not alter the data in the nonvolatile elements.





Table 2. Mode Selection

CE	WE	OE	BHE, BLE ^[6]	A ₁₅ - A ₀ ^[7]	Mode	I/O	Power
Н	Х	Х	X	Х	Not selected	Output High Z	Standby
L	Н	L	L	Х	Read SRAM	Output data	Active
L	L	Х	L	Х	Write SRAM	Input data	Active
L	Н	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8B45	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Disable	Output data Output data Output data Output data Output data Output data	Active ^[8]
L	Н	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4B46	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Enable	Output data Output data Output data Output data Output data Output data	Active ^[8]
L	Н	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile STORE	Output data Output data Output data Output data Output data Output High Z	Active I _{CC2} ^[8]
L	Н	L	X	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile RECALL	Output data Output data Output data Output data Output data Output High Z	Active ^[8]

Preventing AutoStore

The AutoStore function is disabled by initiating an AutoStore disable sequence. A sequence of read operations is performed in a manner similar to the Software STORE initiation. To initiate the AutoStore disable sequence, the following sequence of CE or OE controlled read operations must be performed:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x8B45 AutoStore Disable

The AutoStore is re-enabled by initiating an AutoStore enable sequence. A sequence of read operations is performed in a manner similar to the software RECALL initiation. To initiate the

AutoStore enable sequence, the following sequence of \overline{CE} or \overline{OE} controlled read operations must be performed:

- 1. Read address 0x4E38 Valid READ
- 2. Read address 0xB1C7 Valid READ
- 3. Read address 0x83E0 Valid READ
- 4. Read address 0x7C1F Valid READ
- 5. Read address 0x703F Valid READ
- 6. Read address 0x4B46 AutoStore Enable

If the AutoStore function is disabled or re-enabled, a manual STORE operation (hardware or software) must be issued to save the AutoStore state through subsequent power-down cycles. The part comes from the factory with AutoStore enabled.

6. BHE and BLE are applicable for x16 configuration only.

Notes

While there are 19 address lines on the CY14B104K (18 address lines on the CY14B104M), only 13 address lines (A₁₄ - A₂) are used to control software modes. The remaining address lines are don't care.

^{8.} The six consecutive address locations must be in the order listed. WE must be HIGH during all six cycles to enable a nonvolatile cycle.



Data Protection

The CY14B104K/CY14B104M protects data from corruption during low-voltage conditions by inhibiting all externally initiated STORE and write operations. The low-voltage condition is detected when V_{CC} is less than V_{SWITCH} . If the CY14B104K/CY14B104M is in a write mode (both CE and WE are LOW) at power-up, after a RECALL or STORE, the write is inhibited until the SRAM is enabled after t_{LZHSB} (HSB to output active). This protects against inadvertent writes during power-up or brown out conditions.

Noise Considerations

Refer to CY application note AN1064.

Real Time Clock Operation

nvTIME Operation

The CY14B104K/CY14B104M offers internal registers that contain clock, alarm, watchdog, interrupt, and control functions. RTC registers use the last 16 address locations of the SRAM. Internal double buffering of the clock and timer information registers prevents accessing transitional internal clock data during a read or write operation. Double buffering also circumvents disrupting normal timing counts or the clock acturacy of the internal clock when accessing clock data. Clock and alarm registers store data in BCD format.

RTC functionality is described with respect to CY14B104K in the following sections. The same description applies to CY14B104M, except for the RTC register addresses. The RTC register addresses for CY14B104K range from 0x7FFF0 to 0x7FFFF, while those for CY14B104M range from 0x3FFF0 to 0x3FFFF. Refer to Table 4 on page 11 and Table 5 on page 12 for a detailed Register Map description.

Clock Operations

The clock registers maintain time up to 9,999 years in one second increments. The time can be set to any calendar time and the clock automatically keeps track of days of the week and month, leap years, and century transitions. There are eight registers dedicated to the clock functions, which are used to set time with a write cycle and to read time during a read cycle. These registers contain the time of day in BCD format. Bits defined as '0' are currently not used and are reserved for future use by Cypress.

Reading the Clock

The double buffered RTC register structure reduces the chance of reading incorrect data from the clock. The user must stop internal updates to the CY14B104K time keeping registers before reading clock data, to prevent reading of data in transition. Stopping the register updates does not affect clock accuracy.

The updating process is stopped by writing a '1' to the read bit 'R' (in the flags register at 0x7FFF0), and does not restart until a '0' is written to the read bit. The RTC registers are then read while the internal clock continues to run. After a '0' is written to the read bit ('R'), all RTC registers are simultaneously updated within 20 ms.

Setting the Clock

Setting the write bit 'W' (in the flags register at 0x7FFF0) to a '1' stops updates to the time keeping registers and enables the time to be set. The correct day, date, and time is then written into the registers and must be in 24 hour BCD format. The time written is referred to as the "Base Time". This value is stored in nonvolatile registers and used in the calculation of the current time. Resetting the write bit to '0' transfers the values of timekeeping registers to the actual clock counters, after which the clock resumes normal operation.

If the time written to the timekeeping registers is not in the correct BCD format, each invalid nibble of the RTC registers continue counting to 0xF before rolling over to 0x0 after which RTC resumes normal operation.

Note After 'W' bit is set to 0, values written into the timekeeping, alarm, calibration, and interrupt registers are transferred to the RTC time keeping counters in t_{RTCp} time. These counter values must be saved to nonvolatile memory either by initiating a Software/Hardware STORE or AutoStore operation. While working in AutoStore disabled mode, perform a STORE operation after t_{RTCp} time while writing into the RTC registers for the modifications to be correctly recorded.

Backup Power

The RTC in the CY14B104K is intended for permanently powered operation. The V_{RTCcap} or V_{RTCbat} pin is connected depending on whether a capacitor or battery is chosen for the application. When the primary power, V_{CC}, fails and drops below V_{SWITCH} the device switches to the backup power supply.

The clock oscillator uses very little current, which maximizes the backup time available from the backup source. Regardless of the clock operation with the primary source removed, the data stored in the nvSRAM is secure, having been stored in the nonvolatile elements when power was lost.

During backup operation, the CY14B104K consumes 0.35 microamps (Typical) at room temperature. The user must choose capacitor or battery values according to the application.

Backup time values based on maximum current specifications are shown in the following table. Nominal backup times are approximately two times longer.

Table 3. RTC Backu	p Time
--------------------	--------

Capacitor Value	Backup Time
0.1 F	72 hours
0.47 F	14 days
1.0 F	30 days

Using a capacitor has the obvious advantage of recharging the backup source each time the system is powered up. If a battery is used, a 3 V lithium is recommended and the CY14B104K sources current only from the battery when the primary power is removed. However the battery is not recharged at any time by the CY14B104K. The battery capacity must be chosen for total anticipated cumulative down time required over the life of the system.



Stopping and Starting the Oscillator

The OSCEN bit in the calibration register at 0x7FFF8 controls the enable and disable of the oscillator. This bit is nonvolatile and is shipped to customers in the enabled (set to '0') state. To preserve the battery life when the system is in storage, OSCEN must be set to '1'. This turns off the oscillator circuit, extending the battery life. If the OSCEN bit goes from disabled to enabled, it takes approximately one second (two seconds maximum) for the oscillator to start.

While system power is off, if the voltage on the backup supply (V_{RTCcap} or V_{RTCbat}) falls below their respective minimum level, the oscillator may fail. The CY14B104K has the ability to detect oscillator failure when system power is restored. This is recorded in the oscillator fail bit (OSCF) of the flags register at the address 0x7FFF0. When the device is powered on (V_{CC} goes above V_{SWITCH}) the OSCEN bit is checked for enabled status. If the OSCEN bit is enabled and the oscillator is not active within the first 5 ms, the OSCF bit is set to '1'. The system must check for this condition and then write '0' to clear the flag. Note that in addition to setting the OSCF flag bit, the time registers are reset to the "Base Time" (see Setting the Clock on page 7), which is the value last written to the timekeeping registers. The control or calibration registers and the OSCEN bit are not affected by the 'oscillator failed' condition.

The value of OSCF must be reset to '0' when the time registers are written for the first time. This initializes the state of this bit which may have been set when the system was first powered on.

To reset OSCF, set the write bit 'W' (in the flags register at 0x7FFF0) to a '1' to enable writes to the Flag register. Write a '0' to the OSCF bit and then reset the write bit to '0' to disable writes.

Calibrating the Clock

The RTC is driven by a quartz controlled crystal with a nominal frequency of 32.768 kHz. Clock accuracy depends on the quality of the crystal and calibration. The crystals available in market typically have an error of \pm 20 ppm to \pm 35 ppm. However, CY14B104K employs a calibration circuit that improves the accuracy to \pm 1/–2 ppm at 25 °C. This implies an error of \pm 2.5 seconds to –5 seconds per month.

The calibration circuit adds or subtracts counts from the oscillator divider circuit to achieve this accuracy. The number of pulses that are suppressed (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five calibration bits found in calibration register at 0x7FFF8. The calibration bits occupy the five lower order bits in the calibration register. These bits are set to represent any value between '0' and 31 in binary form. Bit D5 is a sign bit, where a '1' indicates positive calibration and a '0' indicates negative calibration. Adding counts speeds the clock up and subtracting counts slows the clock down. If a binary '1' is loaded into the register, it corresponds to an adjustment of 4.068 or -2.034 ppm offset in oscillator error, depending on the sign.

Calibration occurs within a 64-minute cycle. The first 62 minutes in the cycle may, once per minute, have one second shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first two minutes of the 64-minute cycle are modified. If a binary 6 is loaded, the first 12 are affected, and so on. Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles, that is, 4.068 or -2.034 ppm of adjustment per calibration step in the calibration register.

To determine the required calibration, the CAL bit in the flags register (0x7FFF0) must be set to '1'. This causes the INT pin to toggle at a nominal frequency of 512 Hz. Any deviation measured from the 512 Hz indicates the degree and direction of the required correction. For example, a reading of 512.01024 Hz indicates a +20 ppm error. Hence, a decimal value of -10 (001010b) must be loaded into the calibration register to offset this error.

Note Setting or changing the calibration register does not affect the test output frequency.

To set or clear CAL, set the write bit 'W' (in the flags register at 0x7FFF0) to '1' to enable writes to the flags register. Write a value to CAL, and then reset the write bit to '0' to disable writes.

Alarm

The alarm function compares user programmed values of alarm time and date (stored in the registers 0x7FFF1-5) with the corresponding time of day and date values. When a match occurs, the alarm internal flag (AF) is set and an interrupt is generated on INT pin if alarm interrupt enable (AIE) bit is set.

There are four alarm match fields - date, hours, minutes, and seconds. Each of these fields has a match bit that is used to determine if the field is used in the alarm match logic. Setting the match bit to '0' indicates that the corresponding field is used in the match process. Depending on the match bits, the alarm occurs as specifically as once a month or as frequently as once every minute. Selecting none of the match bits (all 1s) indicates that no match bits (all 0s) causes an exact time and date match.

There are two ways to detect an alarm event: by reading the AF flag or monitoring the INT pin. The AF flag in the flags register at 0x7FFF0 indicates that a date or time match has occurred. The AF bit is set to '1' when a match occurs. Reading the flags register clears the alarm flag bit (and all others). A hardware interrupt pin may also be used to detect an alarm event.

To set, clear or enable an alarm, set the 'W' bit (in flags register - 0x7FFF0) to '1' to enable writes to alarm registers. After writing the alarm value, clear the 'W' bit back to '0' for the changes to take effect.

Note CY14B104K requires the alarm match bit for seconds (0x7FFF2 - D7) to be set to '0' for proper operation of alarm flag and Interrupt.

Watchdog Timer

The watchdog timer is a free running down counter that uses the 32-Hz clock (31.25 ms) derived from the crystal oscillator. The oscillator must be running for the watchdog to function. It begins counting down from the value loaded in the watchdog timer register.

The timer consists of a loadable register and a free running counter. On power-up, the watchdog time out value in register 0x7FFF7 is loaded into the counter load register. Counting begins on power-up and restarts from the loadable value any time the watchdog strobe (WDS) bit is set to '1'. The counter is compared to the terminal value of '0'. If the counter reaches this value, it causes an internal flag and an optional interrupt output.




You can prevent the time out interrupt by setting WDS bit to '1' prior to the counter reaching '0'. This causes the counter to reload with the watchdog time out value and to be restarted. As long as the user sets the WDS bit prior to the counter reaching the terminal value, the interrupt and WDT flag never occur.

New time out values are written by setting the watchdog write bit to '0'. When the WDW is '0', new writes to the watchdog time out value bits D5-D0 are enabled to modify the time out value. When WDW is '1', writes to bits D5-D0 are ignored. The WDW function enables a user to set the WDS bit without concern that the watchdog timer value is modified. A logical diagram of the watchdog timer is shown in Figure 3. Note that setting the watchdog time out value to '0' disables the watchdog function.

The output of the watchdog timer is the flag bit WDF that is set if the watchdog is allowed to time out. If the watchdog interrupt enable (WIE) bit in the interrupt register is set, a hardware interrupt on INT pin is also generated on watchdog timeout. The flag and the hardware interrupt are both cleared when user reads the flags registers.

Figure 3. Watchdog Timer Block Diagram



Power Monitor

The CY14B104K provides a power management scheme with power fail interrupt capability. It also controls the internal switch to backup power for the clock and protects the memory from low V_{CC} access. The power monitor is based on an internal band gap reference circuit that compares the V_{CC} voltage to V_{SWITCH} threshold.

As described in the section AutoStore Operation on page 4, when V_{SWITCH} is reached as V_{CC} decays from power loss, a data STORE operation is initiated from SRAM to the nonvolatile elements, securing the last SRAM data state. Power is also switched from V_{CC} to the backup supply (battery or capacitor) to operate the RTC oscillator.

When operating from the backup source, read and write operations to nvSRAM are inhibited and the RTC functions are not available to the user. The RTC clock continues to operate in the background. The updated RTC time keeping registers data are available to the user after V_{CC} is restored to the device (see AutoStore/Power-Up RECALL on page 22).

Interrupts

The CY14B104K has flags register, interrupt register, and interrupt logic that can signal interrupt to the microcontroller. There are three potential sources for interrupt: watchdog timer, power monitor, and alarm timer. Each of these can be individually enabled to drive the INT pin by appropriate setting in the Interrupt register (0x7FFF6). In addition, each has an associated flag bit in the flags register (0x7FFF0) that the host processor uses to determine the cause of the interrupt. The INT pin driver has two bits that specify its behavior when an interrupt occurs.

An interrupt is raised only if both a flag is raised by one of the three sources and the respective interrupt enable bit in interrupts register is enabled (set to '1'). After an interrupt source is active, two programmable bits, H/L and P/L, determine the behavior of the output pin driver on INT pin. These two bits are located in the interrupt register and can be used to drive level or pulse mode output from the INT pin. In pulse mode, the pulse width is internally fixed at approximately 200 ms. This mode is intended to reset a host microcontroller. In the level mode, the pin goes to its active polarity until the flags register is read by the user. This mode is used as an interrupt to a host microcontroller. The control bits are summarized in the following section.

Interrupts are only generated while working on normal power and are not triggered when system is running in backup power mode.

Note CY14B104K generates valid interrupts only after the Power-up RECALL sequence is completed. All events on INT pin must be ignored for $t_{HRECALL}$ duration after powerup.

Interrupt Register

Watchdog Interrupt Enable (WIE): When set to '1', the watchdog timer drives the INT pin and an internal flag when a watchdog time out occurs. When WIE is set to '0', the watchdog timer only affects the WDF flag in flags register.

Alarm Interrupt Enable (AIE): When set to '1', the alarm match drives the INT pin and an internal flag. When AIE is set to '0', the alarm match only affects the AF flag in flags register.

Power Fail Interrupt Enable (PFE): When set to '1', the power fail monitor drives the pin and an internal flag. When PFE is set to '0', the power fail monitor only affects the PF flag in flags register.

High/Low (H/L): When set to a '1', the INT pin is active HIGH and the driver mode is push pull. The INT pin drives HIGH only when V_{CC} is greater than V_{SWITCH} . When set to a '0', the INT pin is active LOW and the drive mode is open drain. The INT pin must be pulled up to Vcc by a 10 k resistor while using the interrupt in active LOW mode.


Pulse/Level (P/L): When set to a '1' and an interrupt occurs, the INT pin is driven for approximately 200 ms. When P/L is set to a '0', the INT pin is driven HIGH or LOW (determined by H/L) until the flags register is read.


When an enabled interrupt source activates the INT pin, an external host reads the flags registers to determine the cause. Remember that all flags are cleared when the register is read. If the INT pin is programmed for Level mode, then the condition clears and the INT pin returns to its inactive state. If the pin is programmed for pulse mode, then reading the flag also clears the flag and the pin. The pulse does not complete its specified duration if the flags register is read. If the INT pin is used as a host reset, the flags register is not read during a reset.



Flags Register

The flags register has three flag bits: WDF, AF, and PF, which can be used to generate an interrupt. These flags are set by the watchdog timeout, alarm match, or power fail monitor respectively. The processor can either poll this register or enable interrupts when a flag is set. These flags are automatically reset when the register is read. The flags register is automatically loaded with the value 0x00 on power-up (except for the OSCF bit. See Stopping and Starting the Oscillator on page 8).






Recommended Values Y₁ = 32.768 kHz (12.5 pF) C₁ = 12 pF C₂ = 69 pF

Note The recommended values for C1 and C2 include board trace capacitance.

Figure 5. Interrupt Block Diagram



WDF - Watchdog Timer Flag WIE - Watchdog Interrupt Enable PF - Power Fail Flag PFE - Power Fail Enable AF - Alarm Flag AIE - Alarm Interrupt Enable P/L - Pulse Level H/L - High/Low



Table 4. RTC Register Map^[9]

Reg	ister			B	CD Format I	Data ^[10]		Function/Range		
CY14B104K	CY14B104M	D7	D6	D5	D4	D3	D2	D1	D0	Function/Kange
0x7FFFF	0x3FFFF		10s y	ears			Yea	rs		Years: 00–99
0x7FFFE	0x3FFFE	0	0	0	10s months		Mon	ths		Months: 01–12
0x7FFFD	0x3FFFD	0	0	10s da	y of month		Day of r	nonth		Day of month: 01–31
0x7FFFC	0x3FFFC	0	0	0	0	0	Da	y of wee	k	Day of week: 01–07
0x7FFFB	0x3FFFB	0	0	109	s hours		Hou	rs		Hours: 00–23
0x7FFFA	0x3FFFA	0	1	0s minut	es		Minu	tes		Minutes: 00–59
0x7FFF9	0x3FFF9	0	1	0s secon	ds		Seco	nds		Seconds: 00–59
0x7FFF8	0x3FFF8	OSCEN (0)	0	Cal sign (0)	sign					Calibration values ^[11]
0x7FFF7	0x3FFF7	WDS (0)	WDW (0)			WDT (00	00000)			Watchdog ^[11]
0x7FFF6	0x3FFF6	WIE (0)	AIE (0)	PFE (0)	0	H/L (1)	P/L (0)	0	0	Interrupts [11]
0x7FFF5	0x3FFF5	M (1)	0	10s a	larm date		Alarm	day		Alarm, day of month: 01–31
0x7FFF4	0x3FFF4	M (1)	0	10s al	arm hours		Alarm I	nours		Alarm, hours: 00–23
0x7FFF3	0x3FFF3	M (1)	10s	alarm minutes Alarm minutes					Alarm, minutes: 00–59	
0x7FFF2	0x3FFF2	M (1)	10s :	alarm seconds Alarm, seconds					Alarm, seconds: 00–59	
0x7FFF1	0x3FFF1		10s Ce	nturies			Centu	ries		Centuries: 00–99
0x7FFF0	0x3FFF0	WDF	AF	PF	OSCF ^[12]	0	CAL (0)	W (0)	R (0)	Flags ^[11]

Notes
9. Upper byte D₁₅-D₈ (CY14B104M) of RTC registers are reserved for future use.
10. () designates values shipped from the factory.
11. This is a binary value, not a BCD value.
12. When user resets OSCF flag bit, the flags register will be updated after t_{RTCp} time.



Table 5. Register Map Detail

Register		Description								
CY14B104K	CY14B104M	Description								
0×7EEEE	0~25555	Time Keeping - Years								
0x7FFFF	0x3FFFF	D7	D6	D5	D4	D3	D2	D1	D0	
			10s	s years			Ye	ears		
		Contains t	he lower two	BCD digits of	f the vear. Low	ver nibble (fo	our bits) cont	tains the valu	le for vear	
		upper nibb	le (four bits)	contains the						
		range for t	he register i	s 0–99.						
0	0				Time Keepir	ng - Months	i			
0x7FFFE	0x3FFFE	D7	D6	D5	D4	D3	D2	D1	D0	
		0	0	0	10s month		Мс	onths		
				s of the month						
				ole (one bit) c	ontains the u	pper digit ar	nd operates	from 0 to 1.	The range	
	r	for the reg	ister is 1–12		Time Kasa	in a Data				
0x7FFFD	0x3FFFD				Time Keep					
		D7	D6	D5	D4	D3	D2	D1	D0	
		0	0		of month			f month		
		Contains the BCD digits for the date of the month. Lower nibble (four bits) contains the lower digit and operates from 0 to 9; upper nibble (two bits) contains the 10s digit and operates from 0 to 3								
									from 0 to	
	Γ	The range for the register is 1–31. Leap years are automatically adjusted for. Time Keeping - Day								
0x7FFFC	0x3FFFC	D7	D6	D5	D4	Day Day	D2	D1	D0	
		0	0	0	0	0	02	Day of wee	-	
		-	-	°,	Ū.	-		5		
		Lower nibble (three bits) contains a value that correlates to day of the week. Day of the week is a ring counter that counts from 1 to 7 then returns to 1. The user must assign meaning to the day								
								ign meaning	y to the us	
		value, because the day is not integrated with the date. Time Keeping - Hours								
0x7FFFB	0x3FFFB	D7	D6	D5	D4	D3	D2	D1	D0	
		0	0	 10s	hours			ours		
		-	he BCD valu	ue of hours in		nat Lowern			the lower	
				n 0 to 9; uppe						
				he register is		,				
0x7FFFA	0x3FFFA				Time Keepir	ig - Minutes	6			
UX/FFFA	UXJELEA	D7	D6	D5	D4	D3	D2	D1	D0	
		0		10s minutes	5		Mir	nutes		
		Contains the BCD value of minutes. Lower nibble (four bits) contains the lower digit and operates								
		from 0 to 9); upper nibb	ole (three bits						
		The range	for the regis	ster is 0–59.						
0x7FFF9	0x3FFF9				Time Keepin	g - Second	s			
	UXJELA	D7	D6	D5	D4	D3	D2	D1	D0	
		0		10s seconds	6		Sec	conds		
		Contains the BCD value of seconds. Lower nibble (four bits) contains the lower digit and operates								
		Contains t	ne BCD valu	ie of seconds.	. Lower nibble	e (four bits) c	contains the	lower digit a	nd operate	




Table 5. Register Map Detail (continued)

Rog	istor										
Register CY14B104K CY14B104M		Description									
			Calibration/Control								
0x7FFF8	0x3FFF8	D7	D6	D5	D4	D3	D2	D1	D0		
	I	OSCEN	0	Calibration sign			Calibration	1	1		
OSC	CEN			en set to '1', th saves batter				'0', the osci	llator runs.		
Calib Si	ration gn	Determine the time-ba		ation adjustm	ent is applied	d as an addit	ion (1) to or a	as a subtrac	tion (0) from		
Calib	ration	These five	bits control	the calibratio	n of the clock	ζ.					
0x7FFF7	0x3FFF7				WatchDo	og Timer					
•		D7	D6	D5	D4	D3	D2	D1	D0		
		WDS	WDW			W					
WI	DS	'0' has no	effect. The b	ing this bit to bit is cleared a it always retur	automatically	nd restarts th after the wa	ne watchdog atchdog time	i timer. Setti er is reset. T	ng the bit to he WDS bit		
WE	W	(D5–D0). T Setting this	This allows the bit to 0 allo	e. Setting this he user to set ows bits D5–D s function is e	the watchdog 0 to be writte	g strobe bit v en to the wa	without distu tchdog regis	rbing the tir ster when th	neout value. le next write		
WI	DT	Watchdog timeout selection. The watchdog timer interval is selected by the 6-bit value in this register. It represents a multiplier of the 32 Hz count (31.25 ms). The range of timeout value is 31.25 ms (a setting of '1') to 2 seconds (setting of 3 Fh). Setting the watchdog timer register to '0' disables the timer. These bits can be written only if the WDW bit was set to 0 on a previous cycle.									
075550	005550	Interrupt Status/Control									
0x7FFF6	0x3FFF6	D7	D6	D5	D4	D3	D2	D1	D0		
		WIE	AIE	PFE	0	H/L	P/L	0	0		
W	IE			able. When so the WDF flag							
A	IE	Alarm interrupt enable. When set to '1', the alarm match drives the INT pin and the AF flag. Whe set to '0', the alarm match only affects the AF flag.							flag. Wher		
Pf	Ē	Power fail enable. When set to '1', the power fail monitor drives the INT pin and the PF flag. When set to '0', the power fail monitor affects only the PF flag.									
()	Reserved	for future us	е							
H	/L	High/Low. When set to '1', the INT pin is driven active HIGH. When set to '0,' the INT pin is open drain, active LOW.									
P/L		Pulse/Level. When set to 1, the INT pin is driven active (determined by H/L) by an interrupt source for approximately 200 ms. When set to 0, the INT pin is driven to an active level (as set by H/L) until the flags register is read.									
0x7FFF5	0x3FFF5				Alarm	,					
		D7	D6	D5	D4	D3	D2	D1	D0		
		M Contains th value.	0 ne alarm val	10s ala ue for the date	rm date e of the mont	h and the m		n date lect or dese	lect the date		
Ν	Л			s set to '0', the uit to ignore th			e alarm mat	ch. Setting	this bit to '1		



Table 5. Register Map Detail (continued)

Register					Docor	intion				
CY14B104K	CY14B104M	Description								
0x7FFF4	0x3FFF4		DA	D1	Alarm -		D 0	D 4	DA	
		D7 M	D6	D5	D4	D3	D2	D1	D0	
			•	ue for the ho	m hours	ack hit to a		n hours		
Ν	M			set to '0', the						
ľ	VI			uit to ignore th				iten. Setting		
0x7FFF3	0x3FFF3				Alarm -	Vinutes				
UX/FFF3	UX3FFF3	D7	D6	D5	D4	D3	D2	D1	D0	
		М	10	s alarm minu	ites		Alarm	minutes		
				ue for the min						
Ν	N			set to '0', the ircuit to ignor			n the alarm i	match. Setti	ng this bit to	
		i causes	the materie		Alarm - S					
0x7FFF2	0x3FFF2	D7	D6	D5	D4	D3	D2	D1	D0	
		М	10) s alarm seco	nds		Alarm	seconds		
		Contains th	he alarm valu	ue for the seco	onds and the	mask bit to s	select or des	elect the sec	conds' value.	
Ν	N			set to '0,' the			n the alarm	match. Setti	ng this bit to	
	1	'1' causes the match circuit to ignore the seconds value.								
0x7FFF1	0x3FFF1	D7	DC		ime Keeping			D 4	DA	
		D7	D6	D5 centuries	D4	D3	D2	D1 nturies	D0	
		Contains the BCD value of centuries. Lower nibble contains the lower digit and operates from 0 to 9; upper nibble contains the upper digit and operates from 0 to 9. The range for the register is 0-99 centuries.								
0x7FFF0	0x3FFF0				Fla	-				
		D7	D6	D5	D4	D3	D2	D1	D0	
10/1		WDF	AF	PF	OSCF		CAL	W	R	
VV	DF			his read only by the user. It						
A	F		0 without being reset by the user. It is cleared to 0 when the flags register is read or on power-up Alarm flag. This read only bit is set to '1' when the time and date match the values stored in the							
		alarm registers with the match bits = 0. It is cleared when the flags register is read or on power-up.								
Р	۶F			ad only bit is					hreshold	
09	CF	V _{SWITCH} . It is cleared to 0 when the flags register is read or on power-up.								
03		Oscillator fail flag. Set to '1' on power-up if the oscillator is enabled and not running in the first 5 ms of operation. This indicates that RTC backup power failed and clock value is no longer valid.								
		This bit survives the power cycle and is never cleared internally by the chip. The user must check								
		for this condition and write '0' to clear this flag. When user resets OSCF flag bit, the bit will be								
C	AL	updated after t _{RTCp} time. Calibration mode. When set to '1', a 512 Hz square wave is output on the INT pin. When set to								
0,		'0', the INT pin resumes normal operation. This bit defaults to 0 (disabled) on power-up.								
V	V			he 'W' bit to '						
				alarm register						
				time has cha						
			faults to 0 o		5		- F	(iop - io		
F	२			R' bit to '1', sto						
				e reading proo t does not req						
		register. Of							ponor up.	





Best Practices

nvSRAM products have been used effectively for over 27 years. While ease-of-use is one of the product's main system values, experience gained working with hundreds of applications has resulted in the following suggestions as best practices:

- The nonvolatile cells in this nvSRAM product are delivered from Cypress with 0x00 written in all cells. Incoming inspection routines at customer or contract manufacturer's sites sometimes reprogram these values. Final NV patterns are typically repeating patterns of AA, 55, 00, FF, A5, or 5A. End product's firmware should not assume an NV array is in a set programmed state. Routines that check memory content values to determine first time system configuration, cold or warm boot status, and so on should always program a unique NV pattern (that is, complex 4-byte pattern of 46 E6 49 53 hex or more random bytes) as part of the final system manufacturing test to ensure these system routines work consistently.
- Power-up boot firmware routines should rewrite the nvSRAM into the desired state (for example, AutoStore enabled). While the nvSRAM is shipped in a preset state, best practice is to again rewrite the nvSRAM into the desired state as a safeguard against events that might flip the bit inadvertently such as program bugs and incoming inspection routines.
- The V_{CAP} value specified in this data sheet includes a minimum and a maximum value size. Best practice is to meet this requirement and not exceed the maximum V_{CAP} value because the nvSRAM internal algorithm calculates V_{CAP} charge and discharge time based on this maximum V_{CAP} value. Customers that want to use a larger V_{CAP} value to make sure there is extra store charge and store time should discuss their V_{CAP} size selection with Cypress to understand any impact on the V_{CAP} voltage level at the end of a t_{RECALL} period.
- When base time is updated, these updates are transferred to the time keeping registers when 'W' bit is set to '0'. This transfer takes t_{RTCp} time to complete. It is recommended to initiate software STORE or Hardware STORE after t_{RTCp} time to save the base time into nonvolatile memory.



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature65 °C to +150 °C
Maximum accumulated storage time
At 150 °C ambient temperature 1000 h
At 85 °C ambient temperature 20 Years
Ambient temperature with power applied55 °C to +150 °C
Supply voltage on V_{CC} relative to $V_{SS}0.5$ V to 4.1 V
Voltage applied to outputs in High Z state0.5 V to V_{CC} + 0.5 V Input voltage0.5 V to V_{CC} + 0.5 V

Transient voltage (<20 ns) on any pin to ground potential–2.0 V to V_{CC} + 2.0 V
Package power dissipation capability ($T_A = 25^{\circ}C$)1.0 W
Surface mount Pb soldering temperature (3 Seconds)+260 °C
DC output current (1 output at a time, 1s duration) 15 mA
Static discharge voltage > 2001 V (per MIL-STD-883, Method 3015)
Latch up current > 200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Industrial	–40 °C to +85 °C	2.7 V to 3.6 V

DC Electrical Characteristics

Parameter	Description	Test Conditions	Min	Typ ^[13]	Max	Unit
V _{CC}	Power supply		2.7	3.0	3.6	V
I _{CC1}	Average V _{CC} current	t _{RC} = 25 ns t _{RC} = 45 ns Values obtained without output loads (I _{OUT} = 0 mA)	-	-	70 52	mA mA
I _{CC2}	Average V _{CC} current during STORE	All inputs don't care, V _{CC} = Max. Average current for duration t _{STORE}	-	_	10	mA
I _{CC3}	Average V _{CC} current at t _{RC} = 200 ns, V _{CC} (Typ), 25 °C	All inputs cycling at CMOS levels. Values obtained without output loads (I _{OUT} = 0 mA).	-	35	_	mA
I _{CC4}	Average V _{CAP} current during AutoStore cycle	All inputs don't care. Average current for duration t _{STORE}	-	-	5	mA
I _{SB}	V _{CC} standby current	$CE \ge (V_{CC} - 0.2 V)$. $V_{IN} \le 0.2 V$ or $\ge (V_{CC} - 0.2 V)$. W bit set to '0'. Standby current level after nonvolatile cycle is complete. Inputs are static. f = 0 MHz.	-	-	5	mA
I _{IX} ^[14]	Input leakage current (except HSB)	V_{CC} = Max, $V_{SS} \le V_{IN} \le V_{CC}$	-1	-	+1	μA
	Inpu <u>t lea</u> kage current (for HSB)	V_{CC} = Max, $V_{SS} \le V_{IN} \le V_{CC}$	-100	-	+1	μA
I _{OZ}	Off state output leakage current	$V_{CC} = Max$, $V_{SS} \le V_{OUT} \le V_{CC}$, CE or OE $\ge V_{IH}$ or BHE/BLE $\ge V_{IH}$ or WE $\le V_{IL}$	-1	_	+1	μA
V _{IH}	Input HIGH voltage		2.0	-	V _{CC} + 0.5	V
V _{IL}	Input LOW voltage		$V_{SS} - 0.5$	-	0.8	V
V _{OH}	Output HIGH voltage	I _{OUT} = –2 mA	2.4	-	-	V
V _{OL}	Output LOW voltage	I _{OUT} = 4 mA	-	-	0.4	V
V _{CAP}	Storage capacitor	Between V_{CAP} pin and V_{SS} , 5 V rated	61	68	180	μF

Notes

 ^{13.} Typical values are at 25 °C, V_{CC}= V_{CC} (Typ). Not 100% tested.
 14. The HSB pin has I_{OUT} = -2 uA for V_{OH} of 2.4 V when both active HIGH and LOW drivers are disabled. When they are enabled standard V_{OH} and V_{OL} are valid. This parameter is characterized but not tested.



Data Retention and Endurance

Parameter	Description	Min	Unit
DATA _R	Data retention	20	Years
NV _C	Nonvolatile STORE operations	1,000	K

Capacitance

In the following table, the capacitance parameters are listed. ^[15]


Parameter	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance (except BHE, BLE and HSB)	T _A = 25 °C, f = 1 MHz,	7	pF
	Input capacitance (for BHE, BLE and HSB)	$V_{CC} = V_{CC}$ (Typ)	8	pF
C _{OUT}	Output capacitance (except HSB)		7	pF
	Output capacitance (for HSB)		8	pF


Thermal Resistance

In the following table, the thermal resistance parameters are listed.^[15]

Parameter	Description	Test Conditions	44 TSOP II	54 TSOP II	Unit
Θ _{JA}	Thermal resistance (Junction to ambient)	Test conditions follow standard test methods and procedures for	43.3	42.03	°C/W
Θ _{JC}	Thermal resistance (Junction to case)	measuring thermal impedance, in accordance with EIA/JESD51.	5.56	6.08	°C/W

Figure 6. AC Test Loads





AC Test Conditions

Input pulse levels0 V to	3 V
Input rise and fall times (10% - 90%)	3 ns
Input and output timing reference levels1	.5 V



RTC Characteristics

Parameters	Description		Min	Typ ^[16]	Max	Units
V _{RTCbat}	RTC battery pin voltage		1.8	3.0	3.6	V
I _{BAK} ^[17]	RTC backup current	T _A (Min)	-	-	0.35	μA
		25 °C	-	0.35	-	μA
		T _A (Max)	-	-	0.5	μA
V _{RTCcap} ^[18]	RTC capacitor pin voltage	T _A (Min)	1.6	-	3.6	V
		25 °C	1.5	3.0	3.6	V
		T _A (Max)	1.4	-	3.6	V
tOCS	RTC oscillator time to start		-	1	2	sec
t _{RTCp}	RTC processing time from end of 'W' bit set to '0'		-	-	350	μS
R _{BKCHG}	RTC backup capacitor charge current-limiting resistor		350	_	850	Ω

Notes


^{16.} Typical values are at 25 °C, V_{CC} = V_{CC} (Typ). Not 100% tested.
17. From either V_{RTCcap} or V_{RTCbat}.
18. If V_{RTCcap} > 0.5 V or if no capacitor is connected to V_{RTCcap} pin, the oscillator starts in tOCS time. If a backup capacitor is connected and V_{RTCcap} < 0.5 V, the capacitor must be allowed to charge to 0.5 V for oscillator to start.




AC Switching Characteristics

Para	meters		25 ns		ns		
Cypress Parameter	Alt Parameter	Description	Min	Max	Min	Max	Unit
SRAM Read Cy	/cle	· ·					
t _{ACE}	t _{ACS}	Chip enable access time	-	25	_	45	ns
t _{RC} ^[19]	t _{RC}	Read cycle time	25	-	45	-	ns
t _{AA} ^[20]	t _{AA}	Address access time	-	25	-	45	ns
t _{DOE}	t _{OE}	Output enable to data valid	-	12	-	20	ns
t _{OHA} ^[20]	t _{OH}	Output hold after address change	3	-	3	_	ns
t _{LZCE} ^[21, 22]	t _{LZ}	Chip enable to output active	3	-	3	-	ns
t _{HZCE} ^[21, 22]	t _{HZ}	Chip disable to output inactive	-	10	-	15	ns
t _{LZOF} ^[21, 22]	t _{OLZ}	Output enable to output active	0	-	0	-	ns
t _{HZOE} ^[21, 22]	t _{OHZ}	Output disable to output inactive	-	10	_	15	ns
t _{PU} ^[21]	t _{PA}	Chip enable to power active	0	-	0	_	ns
t _{PD} ^[21]	t _{PS}	Chip disable to power standby	-	25	_	45	ns
t _{DBE}	-	Byte enable to data valid	_	12	_	20	ns
t _{LZBE} ^[21]	-	Byte enable to output active	0	-	0	-	ns
t _{HZBE} ^[21]	-	Byte disable to output inactive	-	10	_	15	ns
SRAM Write Cy	ycle	· ·	·	•			
t _{WC}	t _{WC}	Write cycle time	25	-	45	-	ns
t _{PWE}	t _{WP}	Write pulse width	20	_	30	_	ns
t _{SCE}	t _{CW}	Chip enable to end of write	20	-	30	_	ns
t _{SD}	t _{DW}	Data setup to end of write	10	_	15	_	ns
t _{HD}	t _{DH}	Data hold after end of write	0	-	0	_	ns
t _{AW}	t _{AW}	Address setup to end of write	20	-	30	_	ns
t _{SA}	t _{AS}	Address setup to start of write	0	-	0	-	ns
t _{HA}	t _{WR}	Address hold after end of write	0	-	0	-	ns
t _{HZWE} ^[21, 22,23]	t _{WZ}	Write enable to output disable	-	10	_	15	ns
t _{LZWE} ^[21, 22]	t _{OW}	Output active after end of write	3	-	3	-	ns
t _{BW}	-	Byte enable to end of write	20	-	30	-	ns

Switching Waveforms





 Notes

 19. WE must be HIGH during SRAM read cycles.

 20. Device is continuously selected with CE, OE and BHE / BLE LOW.

 21. These parameters are only guaranteed by design and are not tested.

 22. Measured ±200 mV from steady state output voltage.

 23. If WE is LOW when CE goes LOW, the outputs remain in the high impedance state.

 24. HSB must remain HIGH during read and write cycles.








Figure 8. SRAM Read Cycle 2: CE and OE Controlled^[25, 26, 27]





- Notes25. BHE and BLE are applicable for x16 configuration only.26. WE must be HIGH during SRAM read cycles.27. HSB must remain HIGH during read and write cycles.28. If WE is LOW when CE goes LOW, the outputs remain in the high impedance state.29. CE or WE must be $\geq V_{H}$ during address transitions.





Switching Waveforms





Figure 11. SRAM Write Cycle 3: BHE and BLE Controlled^[31, 32, 33, 34, 35] (Not applicable for RTC register writes)



Notes

Notes
30. BHE and BLE are applicable for x16 configuration only.
31. If WE is LOW when CE goes LOW, the outputs remain in the high impedance state.
32. HSB must remain HIGH during read and write cycles.
33. CE or WE must be ≥ V_{IH} during address transitions.
34. While there are 19 address lines on the CY14B104K (18 address lines on the CY14B104M), only 13 address lines (A₁₄ - A₂) are used to control software modes. The remaining address lines are don't care.
35. Only CE and WE controlled writes to RTC registers are allowed. BLE pin must be held LOW before CE or WE pin goes LOW for writes to RTC register.




AutoStore/Power-Up RECALL

Parameter	Description	CY14B104K	Unit	
		Min	Max	Unit
t _{HRECALL} ^[36]	Power-Up RECALL duration	-	20	ms
t _{STORE} ^[37]	STORE cycle duration	-	8	ms
t _{DELAY} ^[38]	Time allowed to complete SRAM write cycle	-	25	ns
V _{SWITCH}	Low-voltage trigger level	-	2.65	V
t _{VCCRISE} [39]	V _{CC} rise time	150	-	μS
V _{HDIS} ^[39]	HSB output disable voltage	-	1.9	V
t _{LZHSB} ^[39]	HSB to output active time	-	5	μS
t _{HHHD} ^[39]	HSB High active time	-	500	ns

Switching Waveforms





Notes

- ^{36.} t_{HRECALL} starts from the time V_{CC} rises above V_{SWITCH}.
 ^{37.} If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.
- 38. On a Hardware STORE and AutoStore initiation, SRAM write operation continues to be enabled for time t_{DELAY}

- These parameters are only guaranteed by design and are not tested.
 Read and write cycles are ignored <u>during</u> STORE, RECALL, and while V_{CC} is below V_{SWITCH}.
 During power-up and power-down, HSB glitches when HSB pin is pulled up through an external resistor.



Software Controlled STORE and RECALL Cycle

In the following table, the software controlled STORE and RECALL cycle parameters are listed. [42, 43]

Parameter	Description	25	ns	45	Unit	
Falameter	Description	Min	Max	Min	Max	Onit
t _{RC}	STORE/RECALL initiation cycle time	25	-	45	-	ns
t _{SA}	Address setup time	0	-	0	-	ns
t _{CW}	Clock pulse width	20	-	30	-	ns
t _{HA}	Address hold time	0	-	0	-	ns
t _{RECALL}	RECALL duration	-	200	-	200	μS
t _{SS} ^[44, 45]	Soft sequence processing time	-	100	-	100	μS

Switching Waveforms







Figure 14. Autostore Enable and Disable Cycle



Notes

42. The software sequence is clocked with \overline{CE} controlled or \overline{OE} controlled reads. 43. The six consecutive addresses must be read in the order listed in Table 1. WE must be HIGH during all six consecutive cycles.

44. This is the amount of time it takes to take action on a soft sequence command. V_{CC} power must remain HIGH to effectively register command.

45. Commands such as STORE and RECALL lock out I/O until operation is complete which further increases this time. See the specific command.

46. DQ output data at the sixth read may be invalid since the output is disabled at t_{DELAY} time.



Hardware STORE Cycle

Parameter	Description	CY14B104K/	Unit	
Farameter	Description	Min	Мах	Unit
t _{DHSB}	HSB to output active time when write latch not set	-	25	ns
t _{PHSB}	Hardware STORE pulse width	15	_	ns

Switching Waveforms




Figure 15. Hardware STORE Cycle^[47]

Notes

47. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.

48. This is the amount of time it takes to take action on a soft sequence command. V_{CC} power must remain HIGH to effectively register command.

49. Commands such as STORE and RECALL lock out I/O until operation is complete which further increases this time. See the specific command.

V_{cc}



Truth Table For SRAM Operations

 $\overline{\text{HSB}}$ should remain HIGH for SRAM Operations.

For x8 Configuration

CE	WE	OE	Inputs and Outputs ^[50]	Mode	Power
Н	Х	Х	High Z	Deselect/Power-down	Standby
L	Н	L	Data out (DQ ₀ –DQ ₇)	Read	Active
L	Н	Н	High Z	Output disabled	Active
L	L	Х	Data in (DQ ₀ –DQ ₇)	Write	Active

For x16 Configuration

CE	WE	OE	BHE ^[51]	BLE ^[51]	Inputs and Outputs ^[50]	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/Power-down	Standby
L	Х	Х	Н	Н	High Z	Output disabled	Active
L	Н	L	L	L	Data out (DQ ₀ –DQ ₁₅)	Read	Active
L	Н	L	н	L	Data out (DQ ₀ –DQ ₇); DQ ₈ –DQ ₁₅ in High Z	Read	Active
L	Н	L	L	Н	Data out (DQ ₈ –DQ ₁₅); DQ ₀ –DQ ₇ in High Z	Read	Active
L	Н	Н	L	L	High Z	Output disabled	Active
L	Н	Н	Н	L	High Z	Output disabled	Active
L	Н	Н	L	Н	High Z	Output disabled	Active
L	L	Х	L	L	Data in (DQ ₀ –DQ ₁₅)	Write	Active
L	L	Х	н	L	Data in (DQ ₀ –DQ ₇); DQ ₈ –DQ ₁₅ in High Z	Write	Active
L	L	Х	L	Н	Data in (DQ ₈ –DQ ₁₅); DQ ₀ –DQ ₇ in High Z	Write	Active

50. Data DQ₀ - DQ₇ for x8 configuration and Data DQ₀ - DQ₁₅ for x16 configuration. 51. BHE and BLE are applicable for x16 configuration only.




Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
25	CY14B104K-ZS25XIT	51-85087	44-pin TSOPII	Industrial
	CY14B104K-ZS25XI	51-85187	44-pin TSOPII	
	CY14B104M-ZSP25XIT	51-85160	54-pin TSOPII	
	CY14B104M-ZSP25XI	51-85160	54-pin TSOPII	
45	CY14B104K-ZS45XIT	51-85087	44-pin TSOPII	
	CY14B104K-ZS45XI	51-85187	44-pin TSOPII	
	CY14B104M-ZSP45XIT	51-85160	54-pin TSOPII	
	CY14B104M-ZSP45XI	51-85160	54-pin TSOPII	

All the above parts are Pb-free.

Ordering Code Definition

CY14 B 104 K ZSP 25 X I T





Package Diagrams




Figure 17. 44-Pin TSOP II (51-85087)



Package Diagrams (continued)




Figure 18. 54-Pin TSOP II (51-85160)

51-85160 *A

Acronyms

Acronym	Description
BCD	binary coded decimal
nvSRAM	nonvolatile static random access memory
TSOP II	thin small outline package
RoHS	restriction of hazardous substances
I/O	input/output
CMOS	complementary metal oxide semiconductor
EIA	electronic industries alliance
JEDEC	Joint Electron Devices Engineering Council
RWI	read and write inhibited
RTC	real time clock

Document Conventions

Units of Measure

Symbol	Unit of Measure		
°C	degrees celsius		
Hz	hertz		
kbit	1024 bits		
kHz	kilohertz		
KΩ	kilo ohms		
μΑ	microamperes		
mA	milliampere		
μF	microfarads		
MHz	megahertz		
μs	microseconds		
ms	millisecond		
ns	nanoseconds		
pF	picofarads		
V	volts		
Ω	ohms		
W	watts		





Document History Page

Docur Docur	nent Title: nent Numb	CY14B104K, C per: 001-07103	Y14B104M 4-N	Ibit (512 K × 8/256 K × 16) nvSRAM with Real Time Clock
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	431039	TUP	See ECN	New Data Sheet
*A	489096	TUP	See ECN	Removed 48 SSOP Package Added 44 TSOPII and 54 TSOPII Packages Updated Part Numbering Nomenclature and Ordering Information Added Soft Sequence Processing Time Waveform Added RTC Characteristics Table Added RTC Recommended Component Configuration
*B	499597	PCI	See ECN	Removed 35ns speed bin Added 55ns speed bin. Updated AC table for the same Changed "Unlimited" read/write to "infinite" read/write Features section: Changed typical I _{CC} at 200-ns cycle time to 8 mA Changed STORE cycles from 500K to 200K cycles. Shaded Commercial grade in operating range table. Modified Icc/Isb specs. Changed V _{CAP} value in DC table Added 44 TSOP II in Thermal Resistance table Modified part nomenclature table. Changes reflected in the ordering information table.
*C	517793	TUP	See ECN	Removed 55ns speed bin Changed pinout for 44TSOPII and 54TSOPII packages Changed I _{SB} to 1mA Changed I _{CC4} to 3mA Changed V _{CAP} min to 35 μ F Changed V _{IH} max to V _{CC} + 0.5V Changed t _{STORE} to 15ns Changed t _{PWE} to 10ns Changed t _{SCE} to 15ns Changed t _{SD} to 5ns Changed t _{AW} to 10ns Removed t _{HLBL} Added Timing Parameters for BHE and BLE - t _{DBE} , t _{LZBE} , t _{HZBE} , t _{BW} Removed min. specification for Vswitch Changed t _{GLAX} to 1ns Added t _{DELAY} max. of 70us Changed t _{SS} specification from 70us min. to 70us max.
*D	825240	UHA	See ECN	Changed the data sheet from Advance information to Preliminary Changed t_{DBE} to 10ns in 15ns part Changed t_{HZBE} in 15ns part to 7ns and in 25ns part to10ns Changed t_{BW} in 15ns part to 15ns and in 25ns part to 20ns Changed t_{GLAX} to t_{GHAX} Changed the value of I_{CC3} to 25mA Changed the value of t_{AW} in 15ns part to 15ns
*E	914280	UHA	See ECN	Changed the figure-14 title from 54-Pb to 54 Pin Included all the information for 45ns part in this data sheet



Docur Docur	nent Title: nent Numb	CY14B104K, C per: 001-07103	Y14B104M 4-M	Ibit (512 K × 8/256 K × 16) nvSRAM with Real Time Clock
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*F	1890926	vsutmp8/AE- SA	See ECN	Added Footnote 1, 2 and 3. Updated Logic Block diagram Updated Pin definition Table Changed 8Mb Address expansion Pin from Pin 43 to Pin 42 for 44-TSOP II (x8) package. Corrected typo in V_{IL} min spec Changed the value of I_{CC3} from 25mA to 13mA Changed I _{SB} value from 1mA to 2mA Updated ordering information table Rearranging of Footnotes. Changed Package diagrams title. The pins X1 and X2 interchanged in 44TSOP II(x8) and 54TSOP II(x16) pinout diagram.
*G	2267286	GVCH/PYRS	See ECN	Rearranging of "Features" Added BHE and BLE Information in Pin Definitions Table Updated Figure 2 (Autostore mode) Updated footnote 6 RTC Register Map:Register 0x1FFF6:Changed D4 from ABE to 0 Register Map Detail:0x1FFF6:Changed D4 from ABE to 0 and removed ABE information Changed I _{CC2} & I _{CC4} from 3mA to 6mA Changed I _{CC3} from 13mA to 15mA Changed I _{SB} from 2mA to 3mA Added input leakage current (I _{IX}) for HSB in DC Electrical Characteristics table Changed Vcap from 35uF min and 57uF max value to 54uF min and 82uF max value Corrected typo in t _{DBE} value from 22ns to 20ns for 45ns part Corrected typo in t _{HZBE} value from 15ns to 10ns for 15ns part Corrected typo in t _{AW} value from 15ns to 10ns for 15ns part Changed Vrtccap max from 2.7V to 3.6V Changed tRECALL from 100 to 200us Added footnote 18, 25 Added footnote 18, 25 Added footnote 18, 26 and 27 to figure 9 (SRAM WRITE Cycle #1) Added footnote 18, 26 and 27 to figure 9 (SRAM WRITE Cycle #2)
*H	2483627	GVCH/PYRS	See ECN	Removed 8 mA typical I _{CC} at 200 ns cycle time in Feature section Referenced footnote 9 to I _{CC3} in DC Characteristics table Changed I _{CC3} from 15 mA to 35 mA Changed Vcap minimum value from 54 uF to 61 uF Changed t _{AVAV} to t _{RC} Changed V _{RTCcap} minimum value from 1.2V to 1.5V Figure 12:Changed t _{SA} to t _{AS} and t _{SCE} to t _{CW}
*	2519319	GVCH/PYRS	06/20/08	Added 20 ns access speed in "Features" Added I_{CC1} for tRC=20 ns for both industrial and Commercial temperature Grade Updated Thermal resistance values for 44-TSOP II and 54-TSOP II packages Added AC Switching Characteristics specs for 20 ns access speed Added Software controlled STORE/RECALL cycle specs for 20 ns access speed Updated ordering information and Part numbering nomenclature



		CY14B104K, C per: 001-07103	114B104M 4-N	Ibit (512 K × 8/256 K × 16) nvSRAM with Real Time Clock
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*J	2600941	GVCH/PYRS	11/04/08	Removed 15 ns access speed from "Features" Changed part number from CY14B104K/CY14B104M to CY14B104KA/CY14B104MA Updated Logic block diagram Updated footnote 1 Added footnote 2 Pin definition: Updated WE, HSB and NC pin description Page 4: Updated SRAM READ, SRAM WRITE, Autostore operation description Page 4: Updated Hardware store operation and Hardware RECALL (power-up description Footnote 1 and 8 referenced for Mode selection Table Updated footnote 6 Page 6: updated Data protection description Page 7: Updated Calibrating the clock description Page 8: Added Flags register Added footnote 10 and 11 Updated Register Map Table 3 Updated Cac from 6mA to 5mA Changed Ucc1 from 6mA to 5mA Changed Ucc1 from 6mA to 5mA Changed ICc1 from 6mA to 5mA Changed ICC3 svalue for minimum temperature from 10 to 2 sec updated Input Rise and Fall time in AC test Conditions Changed ICCS value for minimum temperature from 5 to 1 sec Referenced footnote 20 Added Figure 11 (SRAM WRITE CYCLE:BHE and BLE controlled) Updated Input Rise and Fall time in AC test Changed t _{AS} to t _{SA} Changed t _{DEAX} value Added tootnote 29 Software controlled STORE/RECALL Table: Changed t _{AS} to t _{SA} Changed t _{HLNX} to t _{HA} Changed torering information and part numbering nomenclature



Docur Docur	nent Title: nent Numb	CY14B104K, C per: 001-07103	Y14B104M 4-N	Ibit (512 K × 8/256 K × 16) nvSRAM with Real Time Clock
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*К	2653928	GVCH/PYRS	02/04/09	Changed Part number from CY14B104KA/CY14B104MA to CY14B104K/CY14B104M Updated Real Time Clock operation description Added factory default values to register map table 3 Added footnote 9 Updated Flag register description in Table 4 Updated C1, C2 values to 21pF, 21pF respectively Changed I _{BAK} value from 350 nA to 450 nA at hot temperature Changed V _{RTCcap} typical value from 2.4V to 3.0V Referenced Note 15 to parameters t_{LZCE} , t_{HZCE} , t_{LZOE} , t_{LZBE} , t_{LZWE} , t_{HZWE} , and t_{HZBE} Added footnote 22 Updated Figure 13
*L	2710240	GVCH/PYRS	05/22/09	Moved data sheet status from Preliminary to Final Changed pin names X ₁ , X ₂ to X _{out} , X _{in} respectively. Updated AutoStore operation Updated C1, C2 values to 12pF, 69pF from 21pF, 21pF respectively Updated I _{SB} test condition Updated footnote 11 Updated I _{BAK} and V _{RTCcap} parameter values Added R _{BKCHG} parameter to RTC characteristics table Added footnote 15 Referenced footnote 13 to V _{CCRISE} , t _{HHHD} and t _{LZHSB} parameters Updated V _{HDIS} parameter description
*M	2738586	GVCH	07/15/09	Page 4: Updated Hardware STORE (HSB) operation description page 4: Updated Software STORE description Added best practices Updated t _{DELAY} parameter description Updated footnote 25 and added footnote 32 Referenced footnote 32 to Figure 13 and Figure 14
*N	2758397	GVCH/AESA	09/01/09	Removed commercial temperature related specifications Removed 20 ns access speed related specs Changed V _{RTCbat} max value from 3.3V to 3.6V Changed R _{BKCHG} min value from 450 Ω to 350 Ω Updated footnote 15
*0	2826364	GVCH/PYRS	12/11/09	Changed STORE cycles to QuantumTrap from 200K to 1 Million Updated I_{BAK} RTC backup current spec unit from nA to μ A
*P	2858300	GVCH	01/19/2010	Added Contents.
*Q	2923475	GVCH/AESA	04/27/2010	Table 1: Added more clarity on HSB pin operation Hardware STORE (HSB) Operation: Added more clarity on HSB pin operation Table 2: Added more clarity on BHE/BLE pin operation Updated HSB pin operation in Figure 12 Updated footnote 27 Updated Package Diagrams
*R	3132368	GVCH	01/10/2011	Updated Setting the Clock description Added footnote 12 Updated W bit description in Register Map Detail table Updated Best Practices Updated input capacitance for BHE and BLE pin Updated input and output capacitance for HSB pin Added t _{RTCp} parameter to RTC Characteristics table Figure 12: Typo error fixed Added Acronyms table and Document Conventions table
*S	3150253	GVCH	01/21/2011	No technical updates



	Document Title: CY14B104K, CY14B104M 4-Mbit (512 K × 8/256 K × 16) nvSRAM with Real Time Clock Document Number: 001-07103						
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change			
*T	3208661	GVCH	03/29/2011	Updated thermal resistance values for all packages			

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

© Cypress Semiconductor Corporation, 2006-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-07103 Rev. *T

Revised March 30, 2011