

LATCHED SRAM

16K x 18 SRAM

WITH ADDRESS/
DATA INPUT LATCHES

FEATURES

- Fast access times: 15, 17, 20 and 25ns
- Fast Output Enable: 6, 8 and 10ns
- Single +5V $\pm 10\%$ power supply
- Separate, electrically isolated output buffer power supply and ground (VccQ, VssQ)
- Optional +3.3V $\pm 10\%$ output buffer operation
- Separate data input latch
- Common data inputs and data outputs
- BYTE WRITE capability via dual write strobes
- Parity bits
- Address and Chip Enable input latches

OPTIONS

- Timing
 - 15ns access
 - 17ns access
 - 20ns access
 - 25ns access
- Packages
 - 52-pin PLCC
 - 52-pin PQFP

MARKING

-15
-17
-20
-25

EJ
LG


- Density
 - 16K x 18

MT5C2818

PIN ASSIGNMENT (Top View)

52-Pin PLCC (D-3)

52-Pin PQFP (D-5)



GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

The MT5C2818 SRAM integrates a 16K x 18 SRAM core with advanced peripheral circuitry consisting of address and data input latches, latched active HIGH and active LOW chip enables, separate upper and lower byte write strobes and a fast output enable. The device is ideally suited for "pipelined" systems and systems that benefit from a wide data bus. Parity bits are provided for added data integrity.

Address and chip enable latches are provided. When address latch enable (ALE) is HIGH, the address and chip enable latches are transparent, allowing the input to flow through the latch. If ALE is LOW, the address and chip enable latch inputs are disabled. This input latch simplifies

READ and WRITE cycles by guaranteeing address hold time in a simple fashion.


Dual write strobes (BWL and BWH) allow individual bytes to be written. BWL controls DQ1-DQ8 and DQP1, the lower bits. While BWH controls DQ9-DQ16 and DQP2, the upper bits.

A data input latch is provided. When data latch enable (DLE) is HIGH, the data latches are in the transparent mode and input data flows through the latch. When DLE is LOW, data present in the inputs are held in the latch until DLE returns HIGH. The data input latch simplifies WRITE cycles by guaranteeing data hold times.

The MT5C2818 operates from a +5V power supply. Separate and electrically isolated output buffer power (VccQ) and ground (VssQ) pins are provided to allow either +3.3V or +5V TTL operation of the output drivers.

CACHE DATA/LATCHED SRAM

FUNCTIONAL BLOCK DIAGRAM



CACHE DATA/LATCHED SRAM

PIN DESCRIPTIONS

PLCC and PQFP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
33, 32, 31, 30, 29, 26, 25, 24, 23, 22, 7, 6, 49, 48	A0-A13	Input	Address Inputs: These inputs are either latched or unlatched depending on the state of ALE.
52	$\overline{WE}$	Input	Write Enable: This input determines if the cycle is a READ or WRITE cycle. $\overline{WE}$ is LOW for a WRITE cycle and HIGH for a READ cycle.
51	ALE	Input	Address Latch Enable: This signal latches the address, CE, and $\overline{CE}$ inputs on its falling edge. When ALE is HIGH, the latch is transparent.
3, 4	$\overline{BWL}$, $\overline{BWH}$	Input	Byte Write Enables: These active LOW inputs allow individual bytes to be written. When $\overline{BWL}$ is LOW, data is written to the lower byte, D1-D8, DQP1. When $\overline{BWH}$ is LOW, data is written to the upper byte, D9-D16, DQP2. When both $\overline{BWH}$ and $\overline{BWL}$ are HIGH and meet the required setup time to the falling edge of $\overline{WE}$, then the WRITE cycle is aborted.
5, 47	$\overline{CE}$, CE	Input	Chip Enables: These signals are used to enable the device. Both active HIGH (CE) and active LOW ($\overline{CE}$) enables are supplied to provide on-chip address decoding when multiple devices are used, as in a dual bank configuration.
50	$\overline{OE}$	Input	Output Enable: This active LOW input enables the output drivers.
21	DLE	Input	Data Latch Enable: When DLE is HIGH, the data latch is transparent. Input data is latched into the on-chip data latch on the falling edge of DLE.
20, 46	DQP1 DQP2	Input/ Output	Parity Data I/O: These signals are data parity bits. The DQP1 is the parity bit for the lower byte, DQ1-DQ8. DQP2 is the parity bit for the upper byte, DQ9-DQ16.
34, 35, 38, 39, 40, 41, 44, 45, 8, 9, 12 13, 14, 15, 18, 19	DQ1-DQ16	Input/ Output	SRAM Data I/O: Lower byte is DQ1-DQ8; Upper byte is DQ9-DQ16. When data is latched, DQ1-DQ16 must meet the setup and hold times around DLE.
2, 28	Vcc	Supply	Power Supply: +5V $\pm$ 10%
10, 17, 36, 43	VccQ	Supply	Isolated Output Buffer Supply: +5V $\pm$ 10% or 3.3V $\pm$ 10%
11, 16, 37, 42	VssQ	Supply	Isolated Output Buffer Ground: GND
1, 27	Vss	Supply	Ground: GND


CACHE DATA/LATCHED SRAM

TRUTH TABLE

OPERATION	CE	$\overline{CE}$	WE	BWL	BWH	ALE	DLE	$\overline{OE}$	DQ	DQP
Deselected cycle	L	X	X	X	X	X	X	X	High-Z	High-Z
Deselected	X	H	X	X	X	X	X	X	High-Z	High-Z
READ	H	L	H	X	X	H	X	H	High-Z	High-Z
READ	H	L	H	X	X	H	X	L	Q1-Q16	QP1, QP2
LATCHED READ	H	L	H	X	X	L	X	L	Q1-Q16	QP1, QP2
WORD WRITE DQ1-DQ16 transparent data-in	H	L	L	L	L	H	H	X	D1-D16	DP1, DP2
LATCHED WORD WRITE DQ1-DQ16 transparent data-in	H	L	L	L	L	L	H	X	D1-D16	DP1, DP2
WORD WRITE DQ1-DQ16 latched data-in	H	L	L	L	L	H	L	X	D1-D16	DP1, DP2
LATCHED WORD WRITE DQ1-DQ16 latched data-in	H	L	L	L	L	L	L	X	D1-D16	DP1, DP2
ABORTED WRITE	H	L	L	H	H	X	X	X	High-Z	High-Z
BYTE WRITE DQ1-DQ8 transparent data-in	H	L	L	L	H	H	H	X	D1-D8	DP1
LATCHED BYTE WRITE DQ1-DQ8 transparent data-in	H	L	L	L	H	L	H	X	D1-D8	DP1
BYTE WRITE DQ9-DQ16 transparent data-in	H	L	L	H	L	H	H	X	D9-D16	DP2
LATCHED BYTE WRITE DQ9-DQ16 transparent data-in	H	L	L	H	L	L	H	X	D9-D16	DP2
BYTE WRITE DQ1-DQ8 latched data-in	H	L	L	L	H	H	L	X	D1-D8	DP1
LATCHED BYTE WRITE DQ1-DQ8 latched data-in	H	L	L	L	H	L	L	X	D1-D8	DP1
BYTE WRITE DQ9-DQ16 latched data-in	H	L	L	H	L	H	L	X	D9-D16	DP2
LATCHED BYTE WRITE DQ9-DQ16 latched data-in	H	L	L	H	L	L	L	X	D9-D16	DP2

- NOTE:**
1. Latched inputs (Addresses, CE and $\overline{CE}$) must satisfy the specified setup and hold times around the falling edge of ALE. Data-in must satisfy the specified setup and hold times for DLE.
 2. A transparent WRITE cycle is defined by DLE HIGH during the 'DLW' time.
 3. A latched WRITE cycle is defined by DLE transitioning LOW during the WRITE cycle and data satisfying the specified setup and hold times for DLE.
 4. This device contains circuitry that will ensure the outputs will be in High-Z during power up.

ABSOLUTE MAXIMUM RATINGS*Voltage on V_{CC}/V_{CCQ} Supply Relativeto V_{SS}/V_{SSQ} -1.0V to +7.0V

Storage Temperature (Plastic) -55°C to +150°C

Power Dissipation 1.5W

Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS(0°C ≤ T_A ≤ 70°C; V_{CC} = 5V ±10%; V_{SS} = V_{SSQ}, unless otherwise noted)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1
Supply Voltage		V _{CC}	4.5	5.5	V	1
Output Buffer Supply Voltage	5V TTL Compatible	V _{CCQ}	4.5	5.5	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}$; $CE \geq V_{IH}$; V _{CC} = MAX Outputs Open f = MAX = 1/τ _{RC}	I _{CC}	150	250	mA	3
Power Supply Current: Standby	CE ≤ V _{IL} ; $\overline{CE} \geq V_{IH}$; V _{CC} = MAX Outputs Open f = MAX = 1/τ _{RC}	I _{SB1}	50	80	mA	
	$\overline{CE} \geq V_{CC} - 0.2V$; CE ≤ V _{SS} + 0.2V V _{CC} = MAX; V _{IL} ≤ V _{SS} + 0.2V V _{IH} ≥ V _{CC} - 0.2V; f = 0	I _{SB2}	5	15	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C, f = 1 MHz V _{CC} = 5V	C _I	5	pF	4
Input/Output Capacitance (D/Q)		C _{I/O}	9	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = V_{CCQ} = 5V \pm 10\%$)

DESCRIPTION	-15		-17		-20		-25		UNITS	NOTES	
	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN			MAX
ADDRESS LATCH											
Latch cycle time	¹ LC	15		17		20		25		ns	
Latch HIGH time	¹ LEH	5		5		5		5		ns	
Address/Chip Enable setup to latch LOW	¹ LS	2		2		2		2		ns	
Address/Chip Enable hold from latch LOW	¹ LH	3		3		3		3		ns	
Address/Chip Enable setup to latch HIGH	¹ LHS	0		0		0		0		ns	
Latch HIGH to output active (Low-Z)	¹ LZL	2		2		2		2		ns	6, 7, 4
Latch HIGH to output in High-Z	¹ HZL	2	7	2	7	2	7	2	10	ns	6, 7, 4
READ CYCLE											
READ cycle time	¹ RC	15		17		20		25		ns	
Address access time	¹ AA		15		17		20		25	ns	
Chip Enable access time	¹ ACE		15		17		20		25	ns	
Output hold from address change	¹ OH	4		4		4		4		ns	
Chip Enable to output in Low-Z	¹ LZCE	2		2		2		2		ns	6, 7, 4
Chip disable to output in High-Z	¹ HZCE	2	7	2	7	2	7	2	10	ns	6, 7, 4
Output Enable access time	¹ AOE		6		7		8		10	ns	
Output Enable to output in Low-Z	¹ LZOE	0		0		0		0		ns	6, 7, 4
Output disable to output in High-Z	¹ HZOE	2	6	2	7	2	8	2	10	ns	6, 7, 4
WRITE Cycle											
WRITE cycle time	¹ WC	15		17		20		25		ns	
Chip Enable to end of write	¹ CW	13		14		15		20		ns	
Address valid to end of write	¹ AW	13		14		15		20		ns	
Address setup time	¹ AS	0		0		0		0		ns	
Address hold from end of write	¹ AH	0		0		0		0		ns	
WRITE pulse width	¹ WP	13		14		15		20		ns	
Data setup time	¹ DS	6		7		8		10		ns	
Data hold time	¹ DH	0		0		0		0		ns	
Write disable to output in Low-Z	¹ LZWE	5		5		5		5		ns	6, 7, 4
Write Enable to output in High-Z	¹ HZWE	0	8	0	8	0	10	0	10	ns	6, 7, 4
Byte Write Enable setup time	¹ BWS	6		7		8		10		ns	
Byte Write Enable hold time	¹ BWH	2		2		2		2		ns	
Byte Write disable setup time	¹ BWDS	0		0		0		0		ns	
Data setup to DLE LOW	¹ DLS	1		1		1		1		ns	9
Data hold from DLE LOW	¹ DLH	3		3		3		3		ns	9
DLE HIGH to end of write	¹ DLW	6		7		8		10		ns	8
End of write to DLE HIGH	¹ WDLH	0		0		0		0		ns	9
End of write to ALE HIGH	¹ WLH	0		0		0		0		ns	
ALE HIGH setup time to write enable LOW	¹ LWS	0		0		0		0		ns	
ALE HIGH to end of write	¹ LW	13		14		15		20		ns	

CACHE DATA/LATCHED SRAM

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

NOTES

1. All voltages referenced to Vss (GND).
2. -3V for pulse width < 20ns.
3. Icc is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. Output loading is specified with CL = 5pF as in Fig. 2. Transition is measured $\pm 500\text{mV}$ from steady state voltage.
7. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , and t_{HZOE} is less than t_{LZOE} .
8. A transparent WRITE cycle is defined by DLE being HIGH during the WRITE cycle.
9. A latched WRITE cycle is defined by DLE transitioning LOW during the WRITE cycle and data satisfying the specified setup and hold time with respect to DLE.
10. Any combination of write enable ($\overline{WE}$) and chip enable ($\overline{CE}$) can initiate and terminate a WRITE cycle.
11. $\overline{WE}$ is HIGH for READ cycle.
12. Device is continuously selected. All chip enables are held in their active state.
13. Address valid prior to or coincident with the latest occurring chip enable.
14. CE timing is the same as $\overline{CE}$ timing. The wave form is inverted.
15. If output enable ($\overline{OE}$) is inactive (HIGH), the output will be in High-Z instead of undefined.




Fig. 1 OUTPUT LOAD EQUIVALENT






Fig. 2 OUTPUT LOAD EQUIVALENT

READ CYCLE NO. 1 11, 12




READ CYCLE NO. 2 7, 11, 13, 14



DON'T CARE


UNDEFINED

READ CYCLE NO. 3
(ALE = DLE = HIGH) 7, 11, 14




CACHE DATA/LATCHED SRAM

WRITE CYCLE NO. 1
 Chip Enable Controlled
 (ALE = DLE = HIGH)^{10, 14, 15}




CACHE DATA/LATCHED SRAM

WRITE CYCLE NO. 2
Write Enable Initiated/Chip Enable Terminated
(ALE = DLE = HIGH)^{10, 14, 15}



CACHE DATA/LATCHED SRAM

WRITE CYCLE NO. 3 (ALE = DLE = HIGH) 7, 10, 14, 15



CACHE DATA/LATCHED SRAM

WRITE CYCLE NO. 4 7, 10, 14, 15

CACHE DATA/LATCHED SRAM

