
## **M5R Series**

## 9x14 mm, 3.3 Volt, LVPECL/LVDS, Clock Oscillator





|                           | PARAMETER             | Symbol | Min.   | Тур. | Max.     | Units                  | Condition/Notes            |
|---------------------------|-----------------------|--------|--|------|----------|------------------------|----------------------------|
| Electrical Specifications | Frequency Range       | F      | 0.75   |      | 800      | MHz                    |                            |
|                           | Operating Temperature | TA     | (See Ordering Information)                         |      |          |                        |                            |
|                           | Storage Temperature   | Ts     | -55  |      | +125     | °C                     |                            |
|                           | Frequency Stability   | ∆F/F   | (See Ordering Information)                         |      |          |                        | See Note 1                 |
|                           | Aging                 |        |  |      |          |                        |                            |
|                           | 1st Year              |        |  | ±2   | ppm      |                        |                            |
|                           | Thereafter (per year) |        |  | ±1   | ppm      |                        |                            |
|                           | Input Voltage         | Vcc    | 3.135  | 3.3  | 3.465    | V                      |                            |
|                           | PECL Input Current    | lcc    |  |      | 60       | mA                     | 0.75 to 24 MHz             |
|                           |                       |        |  |      | 95       | mA                     | 24 to 96 MHz               |
|                           |                       |        |  |      | 105      | mA                     | 96 to 800 MHz              |
|                           | LVDS Input Current    | lcc    |  |      | 30       | mA                     | 0.75 to 24 MHz             |
|                           |                       |        |  |      | 60       | mA                     | 24 to 800 MHz              |
|                           | Output Type           |        |  |      |          |                        | PECL/LVDS                  |
|                           | Load                  |        | 50 Ohms to Vcc -2 VDC<br>100 Ohm differential load |      |          |                        | See Note 2                 |
|                           |                       |        |  |      |          |                        | PECL Waveform              |
|                           |                       |        |  |      |          |                        | LVDS Waveform              |
|                           | Symmetry (Duty Cycle) |        | (See Ordering Information)                         |      |          |                        | @ Vcc-1.3 VDC (LVPECL)     |
|                           |                       |        |  |      |          |                        | @ 50% of waveform (LVDS)   |
|                           | Output Skew           |        |  |      | 200      | ps                     | PECL                       |
|                           | Differential Voltage  |        | 250  | 340  | 450      | mV                     | LVDS                       |
|                           | Logic "1" Level       | Voh    | Vcc-1.02   |      |          | V                      | PECL                       |
|                           | Logic "0" Level       | Vol    |  |      | Vcc-1.63 | V                      | PECL                       |
|                           | Rise/Fall Time        | Tr/Tf  |  | 0.35 | 0.55     | ns                     | @ 20/80% LVPECL            |
|                           |                       |        |  | .50  | 1.0      | ns                     | @ 20/80% LVDS              |
|                           | Enable Function       |        | 80% Vcc min. Or N/C: output active                 |      |          |                        |                            |
|                           |                       |        | 20% Vcc max.: output disables to high-Z            |      |          | "R" & "T" output types |                            |
|                           | Start up Time         |        |  | 5    |          | ms                     |                            |
|                           | Phase Jitter          | φJ     |  |      |          |                        | Integrated 12 kHz - 20 MHz |
|                           | ≥ <b>20</b> MHz       |        |  | 3    | 5        | ps RMS                 |                            |

- 1. Calibration, deviation over temperature, shock, vibration, and aging.
- 2. PECL load see load circuit diagram #5. LVDS load see load circuit diagram #9.

- 0.100 (2.54)  $\mathbf{H}$  $\mathbb{H}\mathbb{H}\mathbb{H}$ 

**Pin Connections** 

0.200 (5.08)

0.050 (1.27) 0.346 (8.80)

0.100 (2.54) TYP

OPTIONAL 6-PIN PACKAGE WITH TRISTATE

SUGGESTED SOLDER PAD LAYOUT

ŧ

0.118 (3.00)

All dimensions in inches (mm).

**FUNCTION** 4 Pin 6 Pin N/C or Output  $\overline{\mathbf{Q}}$ 1 Enable Ground/Cover 2 3 Output Q 3 4 N/C 5 +Vcc 6

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.





