

M5M5408P,FP,TP,RT-55,-70,-85,-10,-55L,-70L,-85L,-10L, -55LL,-70LL,-85LL,-10LL

4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

PRELIMINARY

Notice: This document is a field application note. It is subject to change.

DESCRIPTION

The M5M5408 is 4194304-bit CMOS static RAM organized as 524288-words by 8-bit, fabricated using high-performance quadruple-polysilicon and double metal CMOS technology. The use of thin film transistor (TFT) load cells and CMOS periphery results in a high density and low power static RAM. The M5M5408 is designed for memory applications where the high performance, high reliability, large storage, simple interfacing and battery back-up are important design objectives.

The M5M5408 is offered in a 32-pin plastic dual-in-line package (DIP), 32-pin plastic small outline package (SOP) as well as 32-pin thin small outline package (TSOP), providing high board level packing densities. Two types of TSOP packages are available, M5M5408TP (normal lead bend type package) and M5M5408RT (reverse lead bend type package). Using both two types makes it easy to design a printed circuit board.

FEATURES

Type name	Access time (max)	Power supply current	
		Active (max)	Stand-by (max)
M5M5408P, FP, TP, RT-55	55ns		
M5M5408P, FP, TP, RT-70	70ns		
M5M5408P, FP, TP, RT-85	85ns		
M5M5408P, FP, TP, RT-10	100ns		
M5M5408P, FP, TP, RT-55L	55ns	30mA (1MHz)	2mA
M5M5408P, FP, TP, RT-70L	70ns		
M5M5408P, FP, TP, RT-85L	85ns		
M5M5408P, FP, TP, RT-10L	100ns		
M5M5408P, FP, TP, RT-55LL	55ns		
M5M5408P, FP, TP, RT-70LL	70ns		
M5M5408P, FP, TP, RT-85LL	85ns		
M5M5408P, FP, TP, RT-10LL	100ns		

- Single + 5V power supply
- No clocks, no refresh
- All inputs and outputs are TTL compatible
- Easy memory expansion and power down by S
- Data retention supply voltage = 2.0V to 5.5V
- Three-state outputs : OR-tie capability
- OE prevents data contention in the I/O bus
- Common data I/O
- Small stand-by current 1.0μA (typ)
- Battery back-up capability
- Package

M5M5408P : 32-pin 600mil DIP



M5M5408FP : 32-pin 525mil SOP

M5M5408TP : 32-pin 400mil TSOP (II)

M5M5408RT : 32-pin 400mil TSOP (II)


APPLICATION

Small capacity memory units, IC card, battery operating system

PIN CONFIGURATION (TOP VIEW)

M5M5408P,FP,TP,RT-55,-70,-85,-10,-55L,-70L,-85L,-10L, -55LL,-70LL,-85LL,-10LL

4194304-BIT (542488-WORD BY 8-BIT) CMOS STATIC RAM

BLOCK DIAGRAM**FUNCTION**

The operation mode of the M5M5408 is determined by a combination of the device control inputs \bar{S} , \bar{W} and \bar{OE} . Each mode is summarized in the function table.

A write cycle is executed whenever the low level \bar{W} overlaps with the low level \bar{S} . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of \bar{W} , or \bar{S} whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable input \bar{OE} directly controls the output state. Setting the \bar{OE} at a high level, the output state is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting \bar{W} at a high level and \bar{OE} at a low level while \bar{S} is in an active state ($\bar{S} = L$).

When setting \bar{S} at a high level, the chips are in a non-

selectable mode in which both reading and writing are disabled. In this mode, the output state is in a high-impedance state, allowing OR-tie with other chips and memory expansion by \bar{S} . The power supply current is reduced as low as the stand-by current which is specified as I_{CC3} or I_{CC4} , and the memory data can be held at +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

FUNCTION TABLE

\bar{S}	\bar{W}	\bar{OE}	Mode	DQ	I_{CC}
H	X	X	Non selection	High-impedance	Stand-by
L	L	X	Write	Din	Active
L	H	L	Read	Dout	Active
L	H	H		High-impedance	Active

**M5M5408P,FP,TP,RT-55,-70,-85,-10,-55L,-70L,-85L,-10L,
-55LL,-70LL,-85LL,-10LL**

4194304-BIT (542488-WORD BY 8-BIT) CMOS STATIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage	With respect to GND	- 0.3~7	V
Vi	Input voltage		- 0.3 * ~Vcc + 0.3	V
Vo	Output voltage		0~Vcc	V
Pd	Power dissipation	Ta = 25 °C	700	mW
Topr	Operating temperature		0~70	°C
Tstg	Storage temperature		- 65~150	°C

* - 3.0V in case of AC (Pulse width ≤ 50ns)

DC ELECTRICAL CHARACTERISTICS (Ta = 0~70 °C, Vcc = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
ViH	High-level input voltage		2.2		Vcc+0.3	V
ViL	Low-level input voltage		- 0.3 *		0.8	V
Voh	High-level output voltage	IoH = - 1mA	2.4			V
		IoH = - 0.1mA		Vcc-0.5		
Vol	Low-level output voltage	IoL = 2.1mA			0.4	V
Il	Input leakage current	VL = 0~Vcc			± 1	μA
Io	Output leakage current	S = ViH OE = ViH, Vi/o = 0~Vcc			± 1	μA
Icc1	Active supply current (AC, MOS level)	S ≤ 0.2 other inputs ≤ 0.2V or ≥ Vcc-0.2V Output-open(duty 100%)	minimum cycle	50	70	mA
			1MHz	25	30	
Icc2	Active supply current (AC, TTL level)	S = ViL other inputs = ViH or ViL Output-open (duty 100%)	minimum cycle	60	80	mA
			1MHz	30	40	
Icc3	Stand by current	S ≥ Vcc - 0.2V, other inputs = 0~Vcc	P,FP,TP, RT		2	mA
			P,FP,TP, RT-L		100	
			P,FP,TP, RT-LL		1.0	μA
Icc4	Stand by current	S = ViH, other inputs = 0~Vcc			3	mA

* - 3.0V in case of AC (Pulse width ≤ 50ns)

CAPACITANCE (Ta = 0~70 °C, Vcc = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
Cl	Input capacitance	Vi = GND, Vi = 25mVrms, f = 1MHz			6	pf
Co	Output capacitance	Vo = GND, Vo = 25mVrms, f = 1MHz			8	pf

Note 1. Direction for current flowing into an IC is positive (no mark).

2. Typical value is VCC = 5V, Ta = 25 °C.

M5M5408P,FP,TP,RT-55,-70,-85,-10,-55L,-70L,-85L,-10L, -55LL,-70LL,-85LL,-10LL

4194304-BIT (542488-WORD BY 8-BIT) CMOS STATIC RAM

AC ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)**(1) MEASUREMENT CONDITIONS**Input pulse levels $V_{IH} = 2.4V$, $V_{IL} = 0.6V$ (P, FP, TP, RT-70, -85, -10
-70L, -85L, -10L, -70LL, -85LL, -10LL) $V_{IH} = 3.0V$, $V_{IL} = 0V$ (P, FP, TP, RT-55, -55L, -55LL)

Input rise and fall time 5ns


Reference levels $V_{OH} = V_{OL} = 1.5V$ Transition in measured $\pm 500mV$ from steady state voltage.(for t_{en} , t_{dis})Output loads Fig.1, $CL = 100pF$ (P, FP, TP, RT-85, -10, -85L, -10L, -85LL, -10LL) $CL = 30pF$ (P, FP, TP, RT-55, -70, -55L, -70L, -55LL, -70LL) $CL = 5pF$ (for t_{en} , t_{dis})

Fig. 1 Output load

(2) READ CYCLE



Symbol	Parameter	Limits								Unit	
		M5M5408P, FP, TP, RT-55, -55L, -55LL		M5M5408P, FP, TP, RT-70, -70L, -70LL		M5M5408P, FP, TP, RT-85, -85L, -85LL		M5M5408P, FP, TP, RT-10, -10L, -10LL			
		Min	Max	Min	Max	Min	Max	Min	Max		
t_{CR}	Read cycle time	55		70		85		100		ns	
$t_{A(A)}$	Address access time		55		70		85		100	ns	
$t_{A(S)}$	Chip select access time		55		70		85		100	ns	
t_{OE}	Output enable access time		30		35		45		50	ns	
$t_{dis(S)}$	Output disable time after S high		20		25		30		35	ns	
$t_{dis(OE)}$	Output disable time after OE high		20		25		30		35	ns	
$t_{en(S)}$	Output enable time after S low	5		5		5		5		ns	
$t_{en(OE)}$	Output enable time after OE low	5		5		5		5		ns	
$t_{v(A)}$	Data valid time after address	10		10		10		10		ns	

(3) WRITE CYCLE

Symbol	Parameter	Limits								Unit	
		M5M5408P, FP, TP, RT-55, -55L, -55LL		M5M5408P, FP, TP, RT-70, -70L, -70LL		M5M5408P, FP, TP, RT-85, -85L, -85LL		M5M5408P, FP, TP, RT-10, -10L, -10LL			
		Min	Max	Min	Max	Min	Max	Min	Max		
t_{cw}	Write cycle time	55		70		85		100		ns	
$t_w(w)$	Write pulse width	40		50		60		60		ns	
$t_{su(A)}$	Address set up time	0		0		0		0		ns	
$t_{su(A-WH)}$	Address set up time with respect to W high	50		65		75		80		ns	
$t_{su(S)}$	Chip select set up time	50		65		75		80		ns	
$t_{su(D)}$	Data set up time	25		30		35		35		ns	
$t_h(D)$	Data hold time	0		0		0		0		ns	
$t_{rec(W)}$	Write recovery time	0		0		0		0		ns	
$t_{dis(W)}$	Output disable time from W low		20		25		30		35	ns	
$t_{dis(OE)}$	Output disable time from OE high		20		25		30		35	ns	
$t_{en(W)}$	Output enable time from W high	5		5		5		10		ns	
$t_{en(OE)}$	Output enable time from OE low	5		5		5		10		ns	

M5M5408P,FP,TP,RT-55,-70,-85,-10,-55L,-70L,-85L,-10L, -55LL,-70LL,-85LL,-10LL


4194304-BIT (542488-WORD BY 8-BIT) CMOS STATIC RAM

(4) TIMING DIAGRAMS**Read cycle****Write cycle (\bar{W} control mode)**

**M5M5408P,FP,TP,RT-55,-70,-85,-10,-55L,-70L,-85L,-10L,
-55LL,-70LL,-85LL,-10LL**

4194304-BIT (542488-WORD BY 8-BIT) CMOS STATIC RAM

Write cycle (\overline{S} control mode)



Note 3. Hatching indicates the state is "don't care".

4. A write occurs during the overlap of a low \overline{S} and low \overline{W} .

5. If W goes low simultaneously with or prior to \overline{S} , the output remains in the high impedance state.

6. Don't apply inverted phase signal externally when DQ pin is in output mode.

M5M5408P,FP,TP,RT-55,-70,-85,-10,-55L,-70L,-85L,-10L, -55LL,-70LL,-85LL,-10LL

4194304-BIT (542488-WORD BY 8-BIT) CMOS STATIC RAM

POWER DOWN CHARACTERISTICSELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{CC(PD)}	Power down supply voltage		2			V
V _{I(S)}	Chip select input \bar{S}	2.2 \leq V _{CC(PD)}	2.2			V
		2V \leq V _{CC(PD)} \leq 2.2V			V _{CC(PD)}	
I _{CC(PD)}	Power down supply current	V _{CC} = 3V $\bar{S} \geq V_{CC} - 0.2V$, other inputs = 0~3V	P _{FP,TP, RT}		2	mA
			P _{FP,TP, RT-T}		50	
			P _{FP,TP, RT-LL}	0.4	10 *	μA

Note 7. When \bar{S} is at 2.2V (V_{IH} min) and the supply voltage is at any level between 4.5V and 2.4V, supply current is defined as I_{CC4}.* I_{CC(PD)} = 1 μA at $T_a = 25^\circ\text{C}$.**TIMING REQUIREMENTS** ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t _{su(PD)}	Power down set up time		0			ns
t _{rec(PD)}	Power down recovery time		5			ms

POWER DOWN CHARACTERISTICS **\bar{S} control mode**