**PRODUCT SPECIFICATION** 



**Integrated Circuits Group** 

# **LH28F800BJHE-PTTLT6** Flash Memory 8Mbit (512Kbitx16 / 1Mbitx8)

(Model Number: LHF80JT6)

Spec. Issue Date: October 26, 2004 Spec No: EL16192

	SPEC. No. EL16X192
	ISSUE: Oct. 22, 200
;	
SP	ECIFICATIONS
Product Type	8Mbit Flash Memory
LH28	F 8 0 0 B J H E - P T T L T 6
Model No.	(LHF80JT6)
•	objections, please contact us before issuing purchasing order.
CUSTOMERS ACCEPTANCE	3
DATE:	
BY:	PRESENTED
	1/ 1/ ++
	$\frac{BY:}{Y.HOTTA}$
	Dept. General Manager
	<b>REVIEWED BY: PREPARED BY:</b>
	A Jakata Syamhama
	Product Development Dept. I
	System-Flash Division Integrated Circuits Group
	SHARP CORPORATION

- **SHARP** 
  - •Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
  - •When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
  - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
    - •Office electronics
    - •Instrumentation and measuring equipment
    - •Machine tools
    - •Audiovisual equipment
    - •Home appliance
    - •Communication equipment other than for trunk lines
  - (2) Those contemplating using the products covered herein for the following equipment <u>which</u> <u>demands high reliability</u>, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
    - •Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
    - •Mainframe computers
    - •Traffic control systems
    - •Gas leak detectors and automatic cutoff devices
    - •Rescue and security equipment
    - •Other safety devices and safety equipment, etc.
  - (3) Do not use the products covered herein for the following equipment which demands <u>extremely high performance</u> in terms of functionality, reliability, or accuracy.
    - •Aerospace equipment
    - •Communications equipment for trunk lines
    - •Control equipment for the nuclear power industry
    - •Medical equipment related to life support, etc.
  - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
  - •Please direct all queries regarding the products covered herein to a sales representative of the company.

2

PAGE

### CONTENTS

### PAGE

### 

2 PRINCIPLES OF OPERATION	7
2.1 Data Protection	8


3 BUS OPERATION	8
3.1 Read	8
3.2 Output Disable	8
3.3 Standby	8
3.4 Reset	8
3.5 Read Identifier Codes	9
3.6 OTP(One Time Program) Block	9
3.7 Write	10

4	COMMAND DEFINITIONS	. 10
	4.1 Read Array Command	.12
	4.2 Read Identifier Codes Command	.12
	4.3 Read Status Register Command	.12
	4.4 Clear Status Register Command	.12
	4.5 Block Erase Command	.13
	4.6 Full Chip Erase Command	.13
	4.7 Word/Byte Write Command	.13
	4.8 Block Erase Suspend Command	.14
	4.9 Word/Byte Write Suspend Command	.14
	4.10 Set Block and Permanent Lock-Bit Commands	. 15
	4.11 Clear Block Lock-Bits Command	. 15
	4.12 OTP Program Command	.16
	4.13 Block Locking by the WP#	. 16

### 5.1 Three-Line Output Control ...... 27 5.2 RY/BY# and WSM Polling ...... 27 5.3 Power Supply Decoupling ...... 27 5.4 V<sub>CCW</sub> Trace on Printed Circuit Boards ...... 27 5.5 V<sub>CC</sub>, V<sub>CCW</sub>, RP# Transitions ...... 27 6 ELECTRICAL SPECIFICATIONS ...... 29 6.1 Absolute Maximum Ratings ...... 29 6.2.2 AC Input/Output Test Conditions ...... 30 6.2.4 AC Characteristics - Read-Only Operations ....... 33 6.2.7 Reset Operations ...... 40 6.2.8 Block Erase, Full Chip Erase, Word/Byte Write and Lock-Bit Configuration Performance ...... 41

7 PACKAGE AND PACKING SPECIFICATION ...... 42





The product is a high-density, low-cost, nonvolatile, read/write storage solution for a wide range of applications.

The product can operate at  $V_{CC}$ =2.7V-3.6V and  $V_{CCW}$ =2.7V-3.6V or 11.7V-12.3V. Its low voltage operation capability realize battery life and suits for cellular phone application.

Its Boot, Parameter and Main-blocked architecture, low voltage and extended cycling provide for highly flexible component suitable for portable terminals and personal computers. Its enhanced suspend capabilities provide for an ideal solution for code + data storage applications.

For secure code storage applications, such as networking, where code is either directly executed out of flash or downloaded to DRAM, the product offers four levels of protection: absolute protection with  $V_{CCW} \leq V_{CCWLK}$ , selective hardware block locking or flexible software block locking. These alternatives give designers ultimate control of their code security needs.

The product is manufactured on SHARP's  $0.25\mu m$  ETOX<sup>TM\*</sup> process technology. It come in industry-standard package: the 48-lead TSOP, ideal for board constrained applications.

\*ETOX is a trademark of Intel Corporation.

### 1 INTRODUCTION

This datasheet contains the product specifications. Section 1 provides a flash memory overview. Sections 2, 3, 4 and 5 describe the memory organization and functionality. Section 6 covers electrical specifications.

#### 1.1 Features

Key enhancements of the product are:

- •Single low voltage operation
- •Low power consumption
- •Enhanced Suspend Capabilities
- •Boot Block Architecture

Please note following:

•V<sub>CCWLK</sub> has been lowered to 1.0V to support 2.7V-3.6V block erase, full chip erase, word/byte write and lock-bit configuration operations. The V<sub>CCW</sub> voltage transitions to GND is recommended for designs that switch V<sub>CCW</sub> off during read operation.

### 1.2 Product Overview

The product is a high-performance 8M-bit Boot Block Flash memory organized as 512K-word of 16 bits or 1Mbyte of 8 bits. The 512K-word/1M-byte of data is arranged in two 4K-word/8K-byte boot blocks, six 4K-word/8Kbyte parameter blocks and fifteen 32K-word/64K-byte main blocks which are individually erasable, lockable and unlockable in-system. The memory map is shown in Figure 3.

The dedicated  $V_{CCW}$  pin gives complete data protection when  $V_{CCW} \leq V_{CCWLK}$ .

A Command User Interface (CUI) serves as the interface between the system processor and internal operation of the device. A valid command sequence written to the CUI initiates device automation. An internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for block erase, full chip erase, word/byte write and lock-bit configuration operations. A block erase operation erases one of the device's 32K-word/64K-byte blocks typically within 1.2s (3V  $V_{CC}$ , 3V  $V_{CCW}$ ), 4K-word/8K-byte blocks typically within 0.6s (3V  $V_{CC}$ , 3V  $V_{CCW}$ ) independent of other blocks. Each block can be independently erased minimum 100,000 times. Block erase suspend mode allows system software to suspend block erase to read or write data from any other block.

Writing memory data is performed in word/byte increments of the device's 32K-word blocks typically within 33 $\mu$ s (3V V<sub>CC</sub>, 3V V<sub>CCW</sub>), 64K-byte blocks typically within 31 $\mu$ s (3V V<sub>CC</sub>, 3V V<sub>CCW</sub>), 4K-word blocks typically within 36 $\mu$ s (3V V<sub>CC</sub>, 3V V<sub>CCW</sub>), 8K-byte blocks typically within 32 $\mu$ s (3V V<sub>CC</sub>, 3V V<sub>CCW</sub>), 8K-byte blocks typically within 32 $\mu$ s (3V V<sub>CC</sub>, 3V V<sub>CCW</sub>). Word/byte write suspend mode enables the system to read data or execute code from any other flash memory array location.

Individual block locking uses a combination of bits, thirtynine block lock-bits, a permanent lock-bit and WP# pin, to lock and unlock blocks. Block lock-bits gate block erase, full chip erase and word/byte write operations, while the permanent lock-bit gates block lock-bit modification and locked block alternation. Lock-bit configuration operations (Set Block Lock-Bit, Set Permanent Lock-Bit and Clear Block Lock-Bits commands) set and cleared lock-bits.

The status register indicates when the WSM's block erase, full chip erase, word/byte write or lock-bit configuration operation is finished.

The RY/BY# output gives an additional indicator of WSM activity by providing both a hardware signal of status (versus software polling) and status masking (interrupt masking for background block erase, for example). Status polling using RY/BY# minimizes both CPU overhead and system power consumption. When low, RY/BY# indicates that the WSM is performing a block erase, full chip erase, word/byte write or lock-bit configuration. RY/BY#-high Z indicates that the WSM is ready for a new command, block erase is suspended (and word/byte write is inactive), word/byte write is suspended, or the device is in reset mode.

The access time is 90ns ( $t_{AVQV}$ ) over the operating temperature range (-40°C to +85°C) and  $V_{CC}$  supply voltage range of 2.7V-3.6V.

The Automatic Power Savings (APS) feature substantially reduces active current when the device is in static mode (addresses not switching). In APS mode, the typical  $I_{CCR}$  current is 2µA (CMOS) at 3.0V  $V_{CC}$ .

When CE# and RP# pins are at  $V_{CC}$ , the  $I_{CC}$  CMOS standby mode is enabled. When the RP# pin is at GND, reset mode is enabled which minimizes power consumption and provides write protection. A reset time  $(t_{PHQV})$  is required from RP# switching high until outputs are valid. Likewise, the device has a wake time  $(t_{PHEL})$  from RP#-high until writes to the CUI are recognized. With RP# at GND, the WSM is reset and the status register is cleared.

Please do not execute reprogramming "0" for the bit which has already been programed "0". Overwrite operation may generate unerasable bit. In case of reprogramming "0" to the data which has been programed "1".

•Program "0" for the bit in which you want to change data from "1" to "0".

•Program "1" for the bit which has already been programmed "0".

For example, changing data from "10111101" to "10111100" requires "1111110" programming.

### 1.3 Product Description

#### 1.3.1 Package Pinout

The product is available in 48-lead TSOP package (see Figure 2).

#### 1.3.2 Block Organization

This product features an asymmetrically-blocked architecture providing system memory integration. Each erase block can be erased independently of the others up to 100,000 times. For the address locations of the blocks, see the memory map in Figure 3.

Boot Blocks: The boot block is intended to replace a dedicated boot PROM in a microprocessor or microcontroller-based system. This boot block 4K words (4,096words) features hardware controllable write-protection to protect the crucial microprocessor boot code from accidental modification. The protection of the boot block is controlled using a combination of the V<sub>CCW</sub>, RP#, WP# pins and block lock-bit.

Parameter Blocks: The boot block architecture includes parameter blocks to facilitate storage of frequently update small parameters that would normally require an EEPROM. By using software techniques, the word-rewrite functionality of EEPROMs can be emulated. Each boot block component contains six parameter blocks of 4K words (4,096 words) each. The protection of the parameter block is controlled using a combination of the V<sub>CCW</sub>, RP# and block lock-bit.

Main Blocks: The reminder is divided into main blocks for data or code storage. Each 8M-bit device contains fifteen 32K words (32,768 words) blocks. The protection of the main block is controlled using a combination of the  $V_{CCW}$ , RP# and block lock-bit.




		Table 1. Pin Descriptions						
Symbol	Туре	Name and Function						
A <sub>-1</sub> A <sub>0</sub> -A <sub>18</sub>	INPUT	ADDRESS INPUTS: Inputs for addresses during read and write operations. Addresses are internally latched during a write cycle. A <sub>-1</sub> : Lower address input while BYTE# is V <sub>IL</sub> . A <sub>-1</sub> pin changes DQ <sub>15</sub> pin while BYTE# is V <sub>IH</sub> . A <sub>15</sub> -A <sub>18</sub> : Main Block Address. A <sub>12</sub> -A <sub>18</sub> : Boot and Parameter Block Address.						
DQ <sub>0</sub> -DQ <sub>15</sub>	INPUT/ OUTPUT	DATA INPUT/OUTPUTS: Inputs data and commands during CUI write cycles; outputs data during memory array, status register and identifier code read cycles. Data pins float to high-impedance when the chip is deselected or outputs are disabled. Data is internally latched during write cycle. $DQ_8$ - $DQ_{15}$ pins are not used while byte mode (BYTE#= $V_{IL}$ ). Then, $DQ_{15}$ pin changes A <sub>-1</sub> address input.						
CE#	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. CE#-high deselects the device and reduces power consumption to standby levels.						
RP#	INPUT	RESET: Resets the device internal automation. RP#-high enables normal operation. When driven low, RP# inhibits write operations which provides data protection during power transitions. Exit from reset mode sets the device to read array mode. RP# must be $V_{IL}$ during power-up.						
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.						
WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of the WE# pulse.						
WP#	INPUT	WRITE PROTECT: When WP# is $V_{IL}$ , boot blocks cannot be written or erased. When WP# is $V_{IH}$ , locked boot blocks can not be written or erased. WP# is not affected parameter and main blocks.						
BYTE#	INPUT	BYTE ENABLE: BYTE# $V_{IL}$ places device in byte mode (×8). All data is then input or output on $DQ_{0-7}$ , and $DQ_{8-15}$ float. BYTE# $V_{IH}$ places the device in word mode (×16), and turns off the $A_{-1}$ input buffer.						
RY/BY#	OPEN DRAIN OUTPUT	READY/BUSY#: Indicates the status of the internal WSM. When low, the WSM is performing an internal operation (block erase, full chip erase, word/byte write or lock-bit configuration). RY/BY#-high Z indicates that the WSM is ready for new commands, block erase is suspended, and word/byte write is inactive, word/byte write is suspended, or the device is in reset mode.						
V <sub>CCW</sub>	SUPPLY	BLOCK ERASE, FULL CHIP ERASE, WORD/BYTE WRITE OR LOCK-BIT CONFIGURATION POWER SUPPLY: For erasing array blocks, writing words/bytes or configuring lock-bits. With $V_{CCW} \leq V_{CCWLK}$ , memory contents cannot be altered. Block erase, full chip erase, word/byte write and lock-bit configuration with an invalid $V_{CCW}$ (see 6.2.3 DC Characteristics) produce spurious results and should not be attempted. Applying 12V±0.3V to $V_{CCW}$ during erase/write can only be done for a maximum of 1000 cycles on each block. $V_{CCW}$ may be connected to 12V±0.3V for a total of 80 hours maximum.						
V <sub>CC</sub>	SUPPLY	DEVICE POWER SUPPLY: Do not float any power pins. With $V_{CC} \leq V_{LKO}$ , all write attempts to the flash memory are inhibited. Device operations at invalid $V_{CC}$ voltage (see 6.2.3 DC Characteristics) produce spurious results and should not be attempted.						
GND	SUPPLY	GROUND: Do not float any ground pins.						
NC		NO CONNECT: Lead is not internal connected; it may be driven or floated.						

### 2 PRINCIPLES OF OPERATION

The product includes an on-chip WSM to manage block erase, full chip erase, word/byte write and lock-bit configuration functions. It allows for: fixed power supplies during block erase, full chip erase, word/byte write and lock-bit configuration, and minimal processor overhead with RAM-like interface timings.

After initial device power-up or return from reset mode (see section 3 Bus Operations), the device defaults to read array mode. Manipulation of external memory control pins allow array read, standby and output disable operations.

Status register and identifier codes can be accessed through the CUI independent of the  $V_{CCW}$  voltage. High voltage on  $V_{CCW}$  enables successful block erase, full chip erase, word/byte write and lock-bit configurations. All functions associated with altering memory contents–block erase, full chip erase, word/byte write, lock-bit configuration, status and identifier codes–are accessed via the CUI and verified through the status register.

Commands are written using standard microprocessor write timings. The CUI contents serve as input to the WSM, which controls the block erase, full chip erase, word/byte write and lock-bit configuration. The internal algorithms are regulated by the WSM, including pulse repetition, internal verification and margining of data. Addresses and data are internally latched during write cycles. Writing the appropriate command outputs array data, accesses the identifier codes or outputs status register data.

Interface software that initiates and polls progress of block erase, full chip erase, word/byte write and lock-bit configuration can be stored in any block. This code is copied to and executed from system RAM during flash memory updates. After successful completion, reads are again possible via the Read Array command. Block erase suspend allows system software to suspend a block erase to read/write data from/to blocks other than that which is suspend. Word/byte write suspend allows system software to suspend a word/byte write to read data from any other flash memory array location.

[A <sub>18</sub> -A <sub>0</sub> ]	Top Boot		[A <sub>18</sub> -A <sub>-1</sub> ]
7FFFF 7F000	4KW/8KB Boot Block	0	FFFFF FE000
7EFFF 7E000	4KW/8KB Boot Block	1	FDFFF FC000
7DFFF 7D000	4KW/8KB Parameter Block	0	FBFFF FA000
7CFFF 7C000	4KW/8KB Parameter Block	1	F9FFF F8000
7BFFF 7B000	4KW/8KB Parameter Block	2	F7FFF F6000
7AFFF 7A000	4KW/8KB Parameter Block	3	F5FFF F4000
79FFF 79000	4KW/8KB Parameter Block	4	F3FFF F2000
78FFF 78000	4KW/8KB Parameter Block	5	F1FFF F0000
77FFF 70000	32KW/64KB Main Block	0	EFFFF E0000
6FFFF 68000	32KW/64KB Main Block	1	DFFFF D0000
67FFF 60000	32KW/64KB Main Block	2	CFFFF C0000
5FFFF 58000	32KW/64KB Main Block	3	BFFFF B0000
57FFF 50000	32KW/64KB Main Block	4	AFFFF A0000
4FFFF 48000	32KW/64KB Main Block	5	9FFFF 90000
47FFF 40000	32KW/64KB Main Block	6	8FFFF 80000
3FFFF 38000	32KW/64KB Main Block	7	7FFFF 70000
37FFF 30000	32KW/64KB Main Block	8	6FFFF 60000
2FFFF 28000	32KW/64KB Main Block	9	5FFFF 50000
27FFF 20000	32KW/64KB Main Block	10	4FFFF 40000
1FFFF 18000	32KW/64KB Main Block	11	3FFFF 30000
17FFF 10000	32KW/64KB Main Block	12	2FFFF 20000
0FFFF 08000	32KW/64KB Main Block	13	1FFFF 10000
07FFF 00000	32KW/64KB Main Block	14	0FFFF 00000
ı			-

Figure 3. Memory Map

### 2.1 Data Protection

When  $V_{CCW} \le V_{CCWLK}$ , memory contents cannot be altered. The CUI, with two-step block erase, full chip erase, word/byte write or lock-bit configuration command sequences, provides protection from unwanted operations even when high voltage is applied to  $V_{CCW}$ . All write functions are disabled when  $V_{CC}$  is below the write lockout voltage  $V_{LKO}$  or when RP# is at  $V_{IL}$ . The device's block locking capability provides additional protection from inadvertent code or data alteration by gating block erase, full chip erase and word/byte write operations. Refer to Table 5 for write protection alternatives.

### **3 BUS OPERATION**

The local CPU reads and writes flash memory in-system. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles.

#### 3.1 Read

Information can be read from any block, identifier codes or status register independent of the  $V_{CCW}$  voltage. RP# can be at  $V_{IH}.$ 

The first task is to write the appropriate read mode command (Read Array, Read Identifier Codes or Read Status Register) to the CUI. Upon initial device power-up or after exit from reset mode, the device automatically resets to read array mode. Six control pins dictate the data flow in and out of the component: CE#, OE#, BYTE#, WE#, RP# and WP#. CE# and OE# must be driven active to obtain data at the outputs. CE# is the device selection control, and when active enables the selected memory device. OE# is the data output (DQ<sub>0</sub>-DQ<sub>15</sub>) control and when active drives the selected memory data onto the I/O bus. BYTE# is the device I/O interface mode control. WE# must be at V<sub>IH</sub>, RP# must be at V<sub>IH</sub>, and BYTE# and WP# must be at V<sub>IL</sub> or V<sub>IH</sub>. Figure 16, 17 illustrates read cycle.

#### 3.2 Output Disable

With OE# at a logic-high level ( $V_{IH}$ ), the device outputs are disabled. Output pins ( $DQ_0$ - $DQ_{15}$ ) are placed in a high-impedance state.

### 3.3 Standby

CE# at a logic-high level ( $V_{IH}$ ) places the device in standby mode which substantially reduces device power consumption.  $DQ_0$ - $DQ_{15}$  outputs are placed in a high-impedance state independent of OE#. If deselected during block erase, full chip erase, word/byte write or lock-bit configuration, the device continues functioning, and consuming active power until the operation completes.

#### 3.4 Reset

RP# at  $V_{IL}$  initiates the reset mode.

In read modes, RP#-low deselects the memory, places output drivers in a high-impedance state and turns off all internal circuits. RP# must be held low for a minimum of 100ns. Time  $t_{PHQV}$  is required after return from reset mode until initial memory access outputs are valid. After this wake-up interval, normal operation is restored. The CUI is reset to read array mode and status register is set to 80H.

During block erase, full chip erase, word/byte write or lock-bit configuration modes, RP#-low will abort the operation. RY/BY# remains low until the reset operation is complete. Memory contents being altered are no longer valid; the data may be partially erased or written. Time  $t_{PHWL}$  is required after RP# goes to logic-high (V<sub>IH</sub>) before another command can be written.

As with any automated device, it is important to assert RP# during system reset. When the system comes out of reset, it expects to read from the flash memory. Automated flash memories provide status information when accessed during block erase, full chip erase, word/byte write or lock-bit configuration modes. If a CPU reset occurs with no flash memory reset, proper CPU initialization may not occur because the flash memory may be providing status information instead of array data. SHARP's flash memories allow proper CPU initialization following a system reset through the use of the RP# input. In this application, RP# is controlled by the same RESET# signal that resets the system CPU.

### 3.5 Read Identifier Codes

The read identifier codes operation outputs the manufacturer code, device code, block lock configuration codes for each block and the permanent lock configuration code (see Figure 4). Using the manufacturer and device codes, the system CPU can automatically match the device with its proper algorithms. The block lock and permanent lock configuration codes identify locked and unlocked blocks and permanent lock-bit setting.

[Als-A.1]       [Als-A.1]         7FFFF       Reserved for Future Implementation       FFFF         7F002       Boot Block 0 Lock Configuration Code       FE003         7F001       Reserved for Future Implementation       FE003         7F000       Reserved for Future Implementation       FE003         7E001       Reserved for Future Implementation       FC006         7E002       Boot Block 1 Lock Configuration Code       FC006         7E003       Reserved for Future Implementation       FC003         7E004       Reserved for Future Implementation       FC004         7E005       Boot Block 1 Lock Configuration Code       FC004         7E000       Reserved for Future Implementation       FC003         7E001       Reserved for Future Implementation       FA005         7D002       Parameter Block 0 Lock Configuration Code       FA005         7D003       Reserved for Future Implementation       FA003         7D000       Reserved for Future Implementation       F2000         7SFFF       (Parameter Blocks 1 through 4)       F9FFF         79000       Reserved for Future Implementation       F0005         78001       Reserved for Future Implementation       F0005         78002       Parameter Block 5 Lock Configu	[A A ]	Top Boot	FA A 1						
Reserved for Future ImplementationFE0067F002Boot Block 0 Lock Configuration CodeFE0037F001Reserved for Future ImplementationFE0037F000Boot Block 1 0Boot Block 07E07Reserved for Future ImplementationFC0067E002Boot Block 1 Lock Configuration CodeFC0037E001Reserved for Future ImplementationFC0037E002Boot Block 1 Lock Configuration CodeFC0047E001Reserved for Future ImplementationFC0037E000Reserved for Future ImplementationFC0037E001Reserved for Future ImplementationFA0067D002Parameter Block 0 Lock Configuration CodeFA0047D003Reserved for Future ImplementationFA0037D004Reserved for Future ImplementationFA0047D005Parameter Blocks 1 through 4)F9FFF78007Parameter Block 5 Lock Configuration CodeF000678008Parameter Block 5 Lock Configuration CodeF000678009Parameter Block 5 Lock Configuration CodeF000678001Reserved for Future ImplementationF000378000Parameter Block 0 Lock Configuration CodeF000678003Parameter Block 0 Lock Configuration CodeF000478004Reserved for Future ImplementationF000378005Parameter Block 5 Lock Configuration CodeF000678004Reserved for Future ImplementationF000678005Parameter Block 0 Lock Configuration CodeF00067	[A <sub>18</sub> -A <sub>0</sub> ]		[A <sub>18</sub> -A <sub>-1</sub> ]						
7F003FE0067F002Boot Block 0 Lock Configuration CodeFE0037F000Reserved for Future ImplementationFE0037F000Boot Block 0FE0067E003FeoreFOFFFReserved for Future ImplementationFC0067E002Boot Block 1 Lock Configuration CodeFC0037E000Reserved for Future ImplementationFC0037E000Reserved for Future ImplementationFC0037E000Reserved for Future ImplementationFC0037E000Parameter Block 0 Lock Configuration CodeFA0067D002Parameter Block 0 Lock Configuration CodeFA0037D000Reserved for Future ImplementationFA0037D000Parameter Blocks 1 through 4)F20007CFFF(Parameter Block 5 Lock Configuration CodeF000478003Parameter Block 5 Lock Configuration CodeF000578002Parameter Block 5 Lock Configuration CodeF000378003Reserved for Future ImplementationF000378000Parameter Block 5 Lock Configuration CodeF000478001Reserved for Future ImplementationF000378002Parameter Block 0 Lock Configuration CodeF000570003Reserved for Future ImplementationF000370004Reserved for Future ImplementationF000370005Main Block 0 Lock Configuration CodeF000470006Main Block 0 Lock Configuration CodeF000570007Main Block 0 Lock Configuration CodeF0004700	7FFFF	Reserved for Future Implementation	FFFFF						
7F001Reserved for Future Implementation Boot Block 0FE003 FE0007EFFFReserved for Future ImplementationFC0067E002Boot Block 1 Lock Configuration CodeFC003 FC0047E000Reserved for Future Implementation Boot Block 1FC0007E000Reserved for Future Implementation Boot Block 1FC0007D001Reserved for Future Implementation FA006FA0067D002Parameter Block 0 Lock Configuration Code FA004FA0067D003Reserved for Future Implementation Parameter Block 0FA0067D000Reserved for Future Implementation Parameter Block 0FA0037D000Reserved for Future Implementation FA003FA0067D001Reserved for Future Implementation FA003F000678002Parameter Block 5 Lock Configuration Code F0004F000378003Reserved for Future Implementation Parameter Block 5F000077FFFReserved for Future Implementation F0003F000070002Main Block 0 Lock Configuration Code F0004F000370003Code for Future Implementation F0003F000070004Reserved for Future Implementation F0004F000370005Main Block 0 Lock Configuration Code F0004F000370006Main Block 0 Lock Configuration Code F0004F000370007Main Block 0 Lock Configuration Code F0004F000370008Main Block 0 Lock Configuration Code F0004F000370009Main Block 0 Lock Configuration Code F0004<	7F003								
7F001Reserved for Future Implementation Boot Block 0FE003 FE0007EFFFReserved for Future ImplementationFC0067E002Boot Block 1 Lock Configuration CodeFC003 FC0047E000Reserved for Future Implementation Boot Block 1FC0007E000Reserved for Future Implementation Boot Block 1FC0007D001Reserved for Future Implementation FA006FA0067D002Parameter Block 0 Lock Configuration Code FA004FA0067D003Reserved for Future Implementation Parameter Block 0FA0067D000Reserved for Future Implementation Parameter Block 0FA0037D000Reserved for Future Implementation FA003FA0067D001Reserved for Future Implementation FA003F000678002Parameter Block 5 Lock Configuration Code F0004F000378003Reserved for Future Implementation Parameter Block 5F000077FFFReserved for Future Implementation F0003F000070002Main Block 0 Lock Configuration Code F0004F000370003Code for Future Implementation F0003F000070004Reserved for Future Implementation F0004F000370005Main Block 0 Lock Configuration Code F0004F000370006Main Block 0 Lock Configuration Code F0004F000370007Main Block 0 Lock Configuration Code F0004F000370008Main Block 0 Lock Configuration Code F0004F000370009Main Block 0 Lock Configuration Code F0004<	7F002	Boot Block 0 Lock Configuration Code	FE005						
7F000Boot Block 0FE0007EFFFReserved for Future ImplementationFC0067E002Boot Block 1 Lock Configuration CodeFC0047E001Reserved for Future ImplementationFC0037E000Boot Block 1FC00047E001Reserved for Future ImplementationFC00047D003Parameter Block 0 Lock Configuration CodeFA0057D002Parameter Block 0 Lock Configuration CodeFA0037D000Reserved for Future ImplementationFA0037D000Parameter Blocks 1 through 4)F9FFF78001Reserved for Future ImplementationF000678002Parameter Block 5 Lock Configuration CodeF000478003Parameter Block 5 Lock Configuration CodeF000478000Reserved for Future ImplementationF000378000Reserved for Future ImplementationF000378000Reserved for Future ImplementationF000370001Reserved for Future ImplementationF000470002Main Block 0 Lock Configuration CodeE000570003Main Block 0 Lock Configuration CodeE000570004Reserved for Future ImplementationE000670005Main Block 0 Lock Configuration CodeE000570006Main Block 0 Lock Configuration CodeE000570007Main Block 0 Lock Configuration CodeE000570008Main Block 0 Lock Configuration CodeE000570009Main Block 0 Lock Configuration CodeE000570000Main Block 0 Lock C	7F001	Reserved for Future Implementation	1						
Reserved for Future ImplementationFC0067E003Boot Block 1 Lock Configuration CodeFC0037E000Reserved for Future ImplementationFC0037E000Reserved for Future ImplementationFC0007D003Parameter Block 0 Lock Configuration CodeFA0067D004Parameter Block 0 Lock Configuration CodeFA0037D005Parameter Block 0 Lock Configuration CodeFA0047D000Reserved for Future ImplementationFA0037D001Reserved for Future ImplementationFA0037D002Parameter Blocks 1 through 4)F9FFF79000Parameter Block 5 Lock Configuration CodeF000478003Parameter Block 5 Lock Configuration CodeF000478004Reserved for Future ImplementationF000378005Parameter Block 5 Lock Configuration CodeF000478001Reserved for Future ImplementationF000378002Main Block 0 Lock Configuration CodeF000470003Main Block 0 Lock Configuration CodeF000570004Reserved for Future ImplementationF000370005Main Block 0 Lock Configuration CodeF000570006Main Block 0 Lock Configuration CodeF000570007Main Block 0 Lock Configuration CodeF000570008Main Block 0 Lock Configuration CodeF000570009Main Block 0 Lock Configuration CodeF000570000Main Block 0 Lock Configuration CodeF000570001Reserved for Future ImplementationF0003 </td <td>7F000</td> <td>-</td> <td>FE000</td>	7F000	-	FE000						
7E003FC0067E002Boot Block 1 Lock Configuration CodeFC0037E000Reserved for Future ImplementationFC0037E000Boot Block 1FC0007E000Boot Block 1FC0007DFFFReserved for Future ImplementationFA0067D002Parameter Block 0 Lock Configuration CodeFA0037D001Reserved for Future ImplementationFA0037D000Parameter Block 1 through 4)F9FFF79000(Parameter Block 5 Lock Configuration CodeF000678002Parameter Block 5 Lock Configuration CodeF000678003Reserved for Future ImplementationF000678004Reserved for Future ImplementationF000678005Parameter Block 5 Lock Configuration CodeF000478001Reserved for Future ImplementationF000378002Main Block 0 Lock Configuration CodeF000470003Code for Future ImplementationF000370000Main Block 0 Lock Configuration CodeE000570001Reserved for Future ImplementationE000670002Main Block 0 Lock Configuration CodeE000570003Code for Future ImplementationE000370000Main Block 0 Lock Configuration CodeE000570001Reserved for Future ImplementationE000370002Main Block 0 Lock Configuration CodeE000570003Reserved for Future ImplementationE000370000Main Block 0 Lock Configuration CodeE000570001 <td>7EFFF</td> <td></td> <td>FDFFF</td>	7EFFF		FDFFF						
7E002Boot Block 1 Lock Configuration CodeFC0037E000Reserved for Future ImplementationFC0037E000Boot Block 1FC0007DFFFReserved for Future ImplementationFA0067D002Parameter Block 0 Lock Configuration CodeFA0037D001Reserved for Future ImplementationFA0037D000Parameter Block 1 through 4)F9FFF79000(Parameter Block 5 Lock Configuration CodeF000678003Parameter Block 5 Lock Configuration CodeF000678004Reserved for Future ImplementationF000678005Parameter Block 5 Lock Configuration CodeF000478001Reserved for Future ImplementationF000378002Parameter Block 5 Lock Configuration CodeF000478001Reserved for Future ImplementationF000378002Main Block 0 Lock Configuration CodeF000570003EFFFEFFFFReserved for Future ImplementationE000670004Reserved for Future ImplementationE000370005Main Block 0 Lock Configuration CodeE000570006Main Block 1 through 13)DFFFF08000(Main Blocks 1 through 13)DFFFF08000OFFFFReserved for Future ImplementationF000307FFFReserved for Future ImplementationF000370000FFFF(Main Blocks 1 through 13)DFFFF		Reserved for Future Implementation							
7E001Reserved for Future Implementation Boot Block 1FC003 FC0007DFFFReserved for Future ImplementationFA0067D003Parameter Block 0 Lock Configuration CodeFA0037D000Parameter Block 0 Lock Configuration CodeFA0037D000Reserved for Future Implementation Parameter Block 0FA0007CFFF(Parameter Blocks 1 through 4)F9FFF78003Parameter Block 5 Lock Configuration CodeF000678002Parameter Block 5 Lock Configuration CodeF000478003Reserved for Future Implementation Parameter Block 5F000078000Reserved for Future Implementation Parameter Block 5F000077FFFReserved for Future Implementation Parameter Block 5F000070001Reserved for Future Implementation Parameter Block 5E000670002Main Block 0 Lock Configuration Code E0004E000370000Main Block 0 Lock Configuration CodeE000370000Main Block 0 Lock Configuration CodeE000470001Reserved for Future Implementation E0004E000370000Main Block 0 Lock Configuration CodeE00046FFFF(Main Blocks 1 through 13)DFFFF08000OFFFFOFFFFOFFFF08000OFFFFFF7555Reserved for Future ImplementationF7555FFF7555FF7555FF7555FF7555F75									
Reserved for Future Implementation Boot Block 1FC0007DFFFReserved for Future ImplementationFA0067D003Parameter Block 0 Lock Configuration CodeFA0037D000Parameter Block 0 Lock Configuration CodeFA0037D000Reserved for Future Implementation Parameter Block 0FA0007CFFF(Parameter Blocks 1 through 4)F9FFF79000Parameter Block 5 Lock Configuration CodeF000678002Parameter Block 5 Lock Configuration CodeF000478003Reserved for Future Implementation Parameter Block 5F000478000Reserved for Future Implementation Parameter Block 5F000077FFFReserved for Future Implementation Parameter Block 5F000070001Reserved for Future Implementation CodeE000570002Main Block 0 Lock Configuration Code E0004E000370000Main Block 0 Lock Configuration CodeE000570001Reserved for Future Implementation B0003E000070002Main Block 0 Lock Configuration CodeE00056FFFF(Main Blocks 1 through 13)DFFFF08000(Main Blocks 1 through 13)1000007FFFReserved for Future ImplementationOFFFF		Boot Block I Lock Configuration Code							
DOOT BLOCK 1DOOT BLOCK 17DFFFReserved for Future ImplementationFA0067D002Parameter Block 0 Lock Configuration CodeFA0037D000Reserved for Future ImplementationFA0037D000Parameter Block 1 through 4)F9FFF79000(Parameter Block 5 Lock Configuration CodeF000678002Parameter Block 5 Lock Configuration CodeF000678003Parameter Block 5 Lock Configuration CodeF000478001Reserved for Future ImplementationF000378000Parameter Block 5 Lock Configuration CodeF000478001Reserved for Future ImplementationF000378000Main Block 0 Lock Configuration CodeE000570001Reserved for Future ImplementationE000670002Main Block 0 Lock Configuration CodeE000570004Reserved for Future ImplementationE000370000Main Block 0 Lock Configuration CodeE000580000(Main Blocks 1 through 13)DFFFF08000(Main Blocks 1 through 13)1000007FFFReserved for Future ImplementationOFFFF		-							
Reserved for Future ImplementationFA0067D003Parameter Block 0 Lock Configuration CodeFA0037D000Reserved for Future ImplementationFA0037D000Reserved for Future ImplementationFA0007CFFF(Parameter Blocks 1 through 4)F9FFF79000Reserved for Future ImplementationF00017SFFFReserved for Future ImplementationF000678002Parameter Block 5 Lock Configuration CodeF000478003Reserved for Future ImplementationF000378000Reserved for Future ImplementationF000378000Main Block 0 Lock Configuration CodeE000670002Main Block 0 Lock Configuration CodeE000470003E0004E000470004Reserved for Future ImplementationE000670005Main Block 0 Lock Configuration CodeE000470006Main Block 0 Lock Configuration CodeE000470007Reserved for Future ImplementationE000370000Main Block 0 Lock Configuration CodeE000470001Reserved for Future ImplementationE000370000Main Block 0 Lock Configuration CodeE000470001Reserved for Future ImplementationE000370002Main Block 0 Lock Configuration CodeE000470003Fiff(Main Blocks 1 through 13)DFFFF70003InformationInformationF000370000FiffReserved for Future ImplementationF000370001Reserved for Future		Boot Block 1							
7D003FA0067D002Parameter Block 0 Lock Configuration CodeFA0037D000Reserved for Future ImplementationFA0037D000Parameter Block 1FA0007CFFF(Parameter Blocks 1 through 4)F9FFF79000Reserved for Future ImplementationF1FFF78003Parameter Block 5 Lock Configuration CodeF000678002Parameter Block 5 Lock Configuration CodeF000478001Reserved for Future ImplementationF000378000Parameter Block 5 Lock Configuration CodeF000478001Reserved for Future ImplementationF000370002Main Block 0 Lock Configuration CodeE000570003E0004E000470000Main Block 0 Lock Configuration CodeE00056FFFF(Main Blocks 1 through 13)DFFFF08000(Main Blocks 1 through 13)1000007FFFReserved for Future ImplementationF0003	/DFFF	Reserved for Future Implementation	FBFFF						
7D001Reserved for Future Implementation Parameter Block 0FA003 FA0007CFFF(Parameter Blocks 1 through 4)F9FFF79000(Parameter Blocks 1 through 4)F9FFF79000Reserved for Future ImplementationF000678003Parameter Block 5 Lock Configuration CodeF000578000Parameter Block 5 Lock Configuration CodeF000378000Reserved for Future ImplementationF000378000Reserved for Future ImplementationF000378000Main Block 0 Lock Configuration CodeE000670002Main Block 0 Lock Configuration CodeE000470001Reserved for Future ImplementationE000370000Main Block 1 through 13)DFFFF08000(Main Blocks 1 through 13)000007FFFReserved for Future ImplementationOFFFF	7D003		FA006						
7D001Reserved for Future Implementation Parameter Block 0FA003 FA0007CFFF(Parameter Blocks 1 through 4)F9FFF79000(Parameter Blocks 1 through 4)F9FFF79000Reserved for Future ImplementationF000678003Parameter Block 5 Lock Configuration CodeF000578000Parameter Block 5 Lock Configuration CodeF000378000Reserved for Future ImplementationF000378000Reserved for Future ImplementationF000378000Main Block 0 Lock Configuration CodeE000670002Main Block 0 Lock Configuration CodeE000470001Reserved for Future ImplementationE000370000Main Block 1 through 13)DFFFF08000(Main Blocks 1 through 13)000007FFFReserved for Future ImplementationOFFFF	7D002	Parameter Block 0 Lock Configuration Code	FA005 FA004						
7D000Parameter Block 0FA0007CFFF(Parameter Blocks 1 through 4)F9FFF7900078FFFReserved for Future ImplementationF1FFF78003Parameter Block 5 Lock Configuration CodeF000678000Parameter Block 5 Lock Configuration CodeF000378001Reserved for Future ImplementationF000378000Parameter Block 5F0000478000Reserved for Future ImplementationF000370003EFFFFEFFFF70003E0006E000570000Main Block 0 Lock Configuration CodeE000570001Reserved for Future ImplementationE000370000Main Block 1 through 13)DFFFF08000(Main Blocks 1 through 13)DFFFF08000OFFFFReserved for Future ImplementationOFFFF	7D001	Reserved for Future Implementation							
(Parameter Blocks 1 through 4)F200079000(Parameter Blocks 1 through 4)F200078FFFReserved for Future ImplementationF000678002Parameter Block 5 Lock Configuration CodeF000378000Reserved for Future ImplementationF000378000Parameter Block 5F000077FFFReserved for Future ImplementationE000670002Main Block 0 Lock Configuration CodeE000670001Reserved for Future ImplementationE000370000Main Block 1 through 13)DFFFF0800007FFFReserved for Future ImplementationOFFFF	7D000	-	FA000						
79000F200078FFFReserved for Future Implementation78003F1FFF78002Parameter Block 5 Lock Configuration Code78001Reserved for Future Implementation78000Parameter Block 578000Parameter Block 578000F000378000Parameter Block 570003F000070004Reserved for Future Implementation70005F000070000Main Block 0 Lock Configuration Code70001Reserved for Future Implementation70000Main Block 1 brough 13)0800007FFFReserved for Future Implementation07FFFReserved for Future Implementation6FFFF(Main Blocks 1 through 13)080000FFFF	7CFFF	(Parameter Blocks 1 through 4)	F9FFF						
Reserved for Future ImplementationF000678003Parameter Block 5 Lock Configuration CodeF000378001Reserved for Future ImplementationF000378000Parameter Block 5F000078000Reserved for Future ImplementationF000377FFFReserved for Future ImplementationEFFFF70003Main Block 0 Lock Configuration CodeE000670004Reserved for Future ImplementationE000370005Main Block 0 Lock Configuration CodeE000470001Reserved for Future ImplementationE000370000Main Blocks 1 through 13)DFFFF08000OFFFFInterved for Future ImplementationOFFFF	79000	(Farameter Blocks 1 through 4)	F2000						
78003F000678002Parameter Block 5 Lock Configuration CodeF000378001Reserved for Future ImplementationF000378000Parameter Block 5F000077FFFReserved for Future ImplementationEFFFF70003Main Block 0 Lock Configuration CodeE000670002Main Block 0 Lock Configuration CodeE000470001Reserved for Future ImplementationE000370000Main Block 1 Future ImplementationE000370000Main Blocks 1 through 13)DFFFF0800007FFFReserved for Future ImplementationOFFFF	78FFF		F1FFF						
78002Parameter Block 5 Lock Configuration CodeF0005 F000478001Reserved for Future Implementation Parameter Block 5F000078000Parameter Block 5F000077FFFReserved for Future Implementation E0006E000670002Main Block 0 Lock Configuration Code E0004E000670001Reserved for Future Implementation 	78002	Reserved for Future Implementation	E0006						
78001 78000Reserved for Future Implementation Parameter Block 5F0003 F000077FFF 70003Reserved for Future Implementation E0006E0006 E000570002Main Block 0 Lock Configuration Code E0000E0000 E000070000Reserved for Future Implementation Main Block 0E0000 E00006FFFF 08000(Main Blocks 1 through 13)DFFFF0800007FFFReserved for Future Implementation 0000FFFF		Parameter Block 5 Lock Configuration Code							
78000       Parameter Block 5       F0000         77FFF       Reserved for Future Implementation       EFFFF         70003       F0000       E0006         70002       Main Block 0 Lock Configuration Code       E0005         70001       Reserved for Future Implementation       E0003         70000       Main Block 1 Future Implementation       E0000         6FFFF       (Main Blocks 1 through 13)       DFFFF         08000       07FFF       Reserved for Future Implementation       07FFF	-		1						
Parameter Block 5     EFFF       77FFF     Reserved for Future Implementation     E0006       70002     Main Block 0 Lock Configuration Code     E0005       70001     Reserved for Future Implementation     E0003       70000     Main Block 0     E0000       6FFFF     (Main Blocks 1 through 13)     DFFFF       08000     07FFF     Reserved for Future Implementation     07FFF		1							
Reserved for Future ImplementationE000670003Main Block 0 Lock Configuration CodeE000570000Main Block 0 Lock Configuration CodeE000370000Reserved for Future ImplementationE00006FFFF(Main Blocks 1 through 13)DFFFF0800007FFFReserved for Future Implementation0FFFF		Parameter Block 3	-						
70002Main Block 0 Lock Configuration CodeE0005 E000470001Reserved for Future ImplementationE000370000Main Block 0E00006FFFF(Main Blocks 1 through 13)DFFFF0800007FFFReserved for Future Implementation0FFFF	,,,,,,,	Reserved for Future Implementation							
70001     Reserved for Future Implementation     E0003       70000     Main Block 0     E0000       6FFFF     (Main Blocks 1 through 13)     DFFFF       08000     07FFF     Reserved for Future Implementation     0FFFF	70003								
Reserved for Future Implementation     E0000       6FFFF     (Main Blocks 1 through 13)     DFFFF       08000     07FFF     Reserved for Future Implementation     0FFFF	70002	Main Block 0 Lock Configuration Code	E0005 E0004						
70000     Main Block 0     E0000       6FFFF     (Main Blocks 1 through 13)     DFFFF       08000     07FFF     10000       07FFF     Reserved for Future Implementation     0FFFF	70001	Reserved for Future Implementation	E0003						
08000     (Main Blocks 1 through 13)     10000       07FFF     Reserved for Future Implementation     0FFFF	- F	Main Block 0	4						
07FFF Reserved for Future Implementation 0FFFF		(Main Blocks 1 through 13)	1						
Reserved for Future Implementation									
01000 02000		Reserved for Future Implementation							
00FFF 01FFF									
00FFF 00080 OTP Block 01FFF 00100		OTP Block							
0007F Reserved for Future Implementation 000FF 00004		Reserved for Future Implementation							
00003 Permanent Lock Configuration Code 00007 00003 00007		Permanent Lock Configuration Code							
00000000000000000000000000000000000000			00006						
00001 Device Code 00003			00004						
Observe Code         00002           00000         Manufacturer Code         Main Block 14         00001	ŀ		00002						
	L	Main Block 14	1 00000						

Figure 4. Device Identifier Code Memory Map

#### 3.6 OTP(One Time Program) Block

The OTP block is a special block that can not be erased. The block is divided into two parts. One is a factory program area where a unique number can be written according to customer requirements in SHARP factory. This factory program area is "READ ONLY" (Already locked). The other is a customer program area that can be used by customers. This customer program area can be locked. After locking, this customer program area is protected permanently.

The OTP block is read in Configuration Read Mode by writing Read Identifier Codes command(90H). To return to Read Array Mode, write Read Array command(FFH).

The OTP block is programmed by writing OTP Program command(COH). First write OTP Program command and then write data with address to the device (See Figure 5). If OTP program is failed, SR.4(WORD/BYTE WRITE AND SET LOCK-BIT STATUS) bit is set to "1". And if this OTP block is locked, SR.1(DEVICE PROTECT STATUS) bit is set to "1" too.

The OTP block is also locked by writing OTP Program command(C0H). First write OTP Program command and then write data "FFFDH" with address "80H" to the device. Address "80H" of OTP block is OTP lock information. Bit 0 of address "80H" means factory program area lock status("1" is "NOT LOCKED", "0" is "LOCKED"). Bit 1 of address "80H" means customer program area lock status. The OTP lock information can not be cleared, after once it is set.




Figure 5. OTP Block Address Map

# HAR

### 3.7 Write

Writing commands to the CUI enable reading of device data and identifier codes. They also control inspection and clearing of the status register. When  $V_{CC}$ =2.7V-3.6V and  $V_{CCW} = V_{CCWH1/2}$ , the CUI additionally controls block erase, full chip erase, word/byte write and lock-bit configuration.

The Block Erase command requires appropriate command data and an address within the block to be erased. The Full Chip Erase command requires appropriate command data and an address within the device. The Word/Byte Write command requires the command and address of the location to be written. Set Permanent and Block Lock-Bit commands require the command and address within the device (Permanent Lock) or block within the device (Block Lock) to be locked. The Clear Block Lock-Bits command requires the command and address within the device.

The CUI does not occupy an addressable memory location. It is written when WE# and CE# are active. The address and data needed to execute a command are latched on the rising edge of WE# or CE# (whichever goes high first). Standard microprocessor write timings are used. Figures 18 and 19 illustrate WE# and CE# controlled write operations.

### 4 COMMAND DEFINITIONS

When the  $V_{CCW}$  voltage  $\leq V_{CCWLK}$ , read operations from the status register, identifier codes, or blocks are enabled. Placing  $V_{CCWH1/2}$  on  $V_{CCW}$  enables successful block erase, full chip erase, word/byte write and lock-bit configuration operations.

Device operations are selected by writing specific commands into the CUI. Table 3 defines these commands.

Mode	Notes	RP#	CE#	OE#	WE#	Address	V <sub>CCW</sub>	DQ <sub>0-15</sub>	RY/BY# <sup>(3)</sup>
Read	8	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Х	Х	D <sub>OUT</sub>	X
Output Disable		$V_{IH}$	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	High Z	Х
Standby		V <sub>IH</sub>	V <sub>IH</sub>	Х	X	Х	Х	High Z	X
Reset	4	V <sub>IL</sub>	X	Х	X	Х	Х	High Z	High Z
Read Identifier Codes	8	V <sub>IH</sub>	V <sub>IL</sub>	$V_{IL}$	V <sub>IH</sub>	See Figure 4, 5	Х	Note 5	High Z
Write	6,7,8	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Х	Х	D <sub>IN</sub>	X

Table 2.1. Bus Operations (BYTE#= $V_{HI}$ )<sup>(1,2)</sup>

Table 2.2. Bus Operations $(BYTE#=V_{IL})^{(1,2)}$									
Mode	Notes	RP#	CE#	OE#	WE#	Address	V <sub>CCW</sub>	DQ <sub>0-7</sub>	RY/BY# <sup>(3)</sup>
Read	8	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	Х	D <sub>OUT</sub>	X
Output Disable		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	X	Х	High Z	X
Standby		V <sub>IH</sub>	V <sub>IH</sub>	X	X	X	Х	High Z	X
Reset	4	V <sub>IL</sub>	X	Х	X	X	Х	High Z	High Z
Read Identifier Codes	8	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Figure 4, 5	Х	Note 5	High Z
Write	6,7,8	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	X	Х	D <sub>IN</sub>	X

NOTES:

 Refer to DC Characteristics. When V<sub>CCW</sub>≤V<sub>CCWLK</sub>, memory contents can be read, but not altered.
 X can be V<sub>IL</sub> or V<sub>IH</sub> for control pins and addresses, and V<sub>CCWLK</sub> or V<sub>CCWH1/2</sub> for V<sub>CCW</sub>. See DC Characteristics for V<sub>CCWLK</sub> voltages.

3. RY/BY# is VOL when the WSM is executing internal block erase, full chip erase, word/byte write or lock-bit configuration algorithms. It is High Z during when the WSM is not busy, in block erase suspend mode (with word/byte write inactive), word/byte write suspend mode or reset mode.

4. RP# at GND±0.2V ensures the lowest power consumption.

5. See Section 4.2 for read identifier code data.

6. Command writes involving block erase, full chip erase, word/byte write or lock-bit configuration are reliably executed when V<sub>CCW</sub>=V<sub>CCWH1/2</sub> and V<sub>CC</sub>=2.7V-3.6V.
7. Refer to Table 3 for valid D<sub>IN</sub> during a write operation.

- 8. Never hold OE# low and WE# low at the same timing.

Rev. 1.27

Table 3. Command Definitions <sup>(10)</sup>									
	Bus Cycles		Fi	rst Bus Cyc	ele	Sec	Second Bus Cycle		
Command	Req'd.	Notes	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data <sup>(3)</sup>	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data <sup>(3)</sup>	
Read Array/Reset	1		Write	Х	FFH				
Read Identifier Codes	≥2	4	Write	Х	90H	Read	IA	ID	
Read Status Register	2		Write	Х	70H	Read	Х	SRD	
Clear Status Register	1		Write	Х	50H				
Block Erase	2	5	Write	Х	20H	Write	BA	D0H	
Full Chip Erase	2		Write	Х	30H	Write	Х	D0H	
Word/Byte Write	2	5,6	Write	Х	40H or 10H	Write	WA	WD	
Block Erase and Word/Byte Write Suspend	1	5	Write	Х	B0H				
Block Erase and Word/Byte Write Resume	1	5	Write	Х	D0H				
Set Block Lock-Bit	2	8	Write	Х	60H	Write	BA	01H	
Clear Block Lock-Bits	2	7,8	Write	Х	60H	Write	Х	D0H	
Set Permanent Lock-Bit	2	9	Write	Х	60H	Write	Х	F1H	
OTP Program	2		Write	Х	СОН	Write	OA	OD	

#### Table 3. Command Definitions $^{(10)}$

NOTES:

1. BUS operations are defined in Table 2.1 and Table 2.2.

 X=Any valid address within the device. IA=Identifier Code Address: see Figure 4. BA=Address within the block being erased or locked. WA=Address of memory location to be written. OA=Address of OTP block to be written: see Figure 5.

ID=Data read from identifier codes.
 SRD=Data read from status register. See Table 6 for a description of the status register bits.
 WD=Data to be written at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first).
 OD=Data to be written at location OA. Data is latched on the rising edge of WE# or CE# (whichever goes high first).

- 4. Following the Read Identifier Codes command, read operations access manufacturer, device, block lock configuration and permanent lock configuration codes. See Section 4.2 for read identifier code data.
- 5. If WP# is V<sub>IL</sub>, boot blocks are locked without block lock-bits state. If WP# is V<sub>IH</sub>, boot blocks are locked by block lock-bits. The parameter and main blocks are locked by block lock-bits without WP# state.
- 6. Either 40H or 10H are recognized by the WSM as the word/byte write setup.
- 7. The clear block lock-bits operation simultaneously clears all block lock-bits.
- 8. If the permanent lock-bit is set, Set Block Lock-Bit and Clear Block Lock-Bits commands can not be done.
- 9. Once the permanent lock-bit is set, permanent lock-bit reset is unable.

10. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

### 4.1 Read Array Command

Upon initial device power-up and after exit from reset mode, the device defaults to read array mode. This operation is also initiated by writing the Read Array command. The device remains enabled for reads until another command is written. Once the internal WSM has started a block erase, full chip erase, word/byte write or lock-bit configuration the device will not recognize the Read Array command until the WSM completes its operation unless the WSM is suspended via an Erase Suspend or Word/Byte Write Suspend command. The Read Array command functions independently of the  $V_{CCW}$  voltage and RP# can be  $V_{IH}$ .

### 4.2 Read Identifier Codes Command

The identifier code operation is initiated by writing the Read Identifier Codes command. Following the command write, read cycles from addresses shown in Figure 4 retrieve the manufacturer, device, block lock configuration and permanent lock configuration codes (see Table 4 for identifier code values). To terminate the operation, write another valid command. Like the Read Array command, the Read Identifier Codes command functions independently of the V<sub>CCW</sub> voltage and RP# can be V<sub>IH</sub>. Following the Read Identifier Codes command, the following information can be read:

 Table 4. Identifier Codes

Code	$\begin{array}{c} \text{Address}^{(2)} \\ \text{[A}_{18}\text{-}\text{A}_{0} \end{array}$	$\begin{array}{c} Data^{(3)} \\ [DQ_7 \text{-} DQ_0] \end{array}$
Manufacture Code	00000H	B0H
Device Code	00001H	ECH
Block Lock Configuration	BA <sup>(1)</sup> +2	
•Block is Unlocked		DQ <sub>0</sub> =0
•Block is Locked		DQ <sub>0</sub> =1
•Reserved for Future Use		DQ <sub>1-7</sub>
Permanent Lock Configuration	00003H	
•Device is Unlocked		DQ0=0
•Device is Locked		DQ <sub>0</sub> =1
•Reserved for Future Use		DQ <sub>1-7</sub>

NOTE:

1. BA selects the specific block lock configuration code to be read. See Figure 4 for the device identifier code memory map.

2.  $A_{-1}$  don't care in byte mode.

3.  $DQ_{15}$ - $DQ_8$  outputs 00H in word mode.

#### 4.3 Read Status Register Command

The status register may be read to determine when a block erase, full chip erase, word/byte write or lock-bit configuration is complete and whether the operation completed successfully. It may be read at any time by writing the Read Status Register command. After writing this command, all subsequent read operations output data from the status register until another valid command is written. The status register contents are latched on the falling edge of OE# or CE#, whichever occurs. OE# or CE# must toggle to  $V_{IH}$  before further reads to update the status register latch. The Read Status Register command functions independently of the  $V_{CCW}$  voltage. RP# can be  $V_{IH}$ .

#### 4.4 Clear Status Register Command

Status register bits SR.5, SR.4, SR.3 or SR.1 are set to "1"s by the WSM and can only be reset by the Clear Status Register command. These bits indicate various failure conditions (see Table 6). By allowing system software to reset these bits, several operations (such as cumulatively erasing multiple blocks or writing several words/bytes in sequence) may be performed. The status register may be polled to determine if an error occurred during the sequence.

To clear the status register, the Clear Status Register command (50H) is written. It functions independently of the applied  $V_{CCW}$  Voltage. RP# can be  $V_{IH}$ . This command is not functional during block erase or word/byte write suspend modes.

#### 4.5 Block Erase Command

Erase is executed one block at a time and initiated by a two-cycle command. A block erase setup is first written, followed by an block erase confirm. This command sequence requires appropriate sequencing and an address within the block to be erased (erase changes all block data to FFFFH/FFH). Block preconditioning, erase, and verify are handled internally by the WSM (invisible to the system). After the two-cycle block erase sequence is written, the device automatically outputs status register data when read (see Figure 6). The CPU can detect block erase completion by analyzing the output data of the RY/BY# pin or status register bit SR.7.

When the block erase is complete, status register bit SR.5 should be checked. If a block erase error is detected, the status register should be cleared before system software attempts corrective actions. The CUI remains in read status register mode until a new command is issued.

This two-step command sequence of set-up followed by execution ensures that block contents are not accidentally erased. An invalid Block Erase command sequence will result in both status register bits SR.4 and SR.5 being set to "1". Also, reliable block erasure can only occur when  $V_{CC}=2.7V-3.6V$  and  $V_{CCW}=V_{CCWH1/2}$ . In the absence of this high voltage, block contents are protected against erasure. If block erase is attempted while  $V_{CCW} \leq V_{CCWLK}$ , SR.3 and SR.5 will be set to "1". Successful block erase requires for boot blocks that WP# is  $V_{IH}$  and the corresponding block lock-bit be cleared. In parameter and main blocks case, it must be cleared the corresponding block lock-bit. If block erase is attempted when the excepting above conditions, SR.1 and SR.5 will be set to "1".

#### 4.6 Full Chip Erase Command

This command followed by a confirm command erases all of the unlocked blocks. A full chip erase setup (30H) is first written, followed by a full chip erase confirm (D0H). After a confirm command is written, device erases the all unlocked blocks block by block. This command sequence requires appropriate sequencing. Block preconditioning, erase and verify are handled internally by the WSM (invisible to the system). After the two-cycle full chip erase sequence is written, the device automatically outputs status register data when read (see Figure 7). The CPU can detect full chip erase completion by analyzing the output data of the RY/BY# pin or status register bit SR.7.

When the full chip erase is complete, status register bit SR.5 should be checked. If erase error is detected, the status register should be cleared before system software attempts corrective actions. The CUI remains in read

status register mode until a new command is issued. If error is detected on a block during full chip erase operation, WSM stops erasing. Full chip erase operation start from lower address block, finish the higher address block. Full chip erase can not be suspended.

This two-step command sequence of set-up followed by execution ensures that block contents are not accidentally erased. An invalid Full Chip Erase command sequence will result in both status register bits SR.4 and SR.5 being set to "1". Also, reliable full chip erasure can only occur when  $V_{CC}=2.7V-3.6V$  and  $V_{CCW}=V_{CCWH1/2}$ . In the absence of this high voltage, block contents are protected against erasure. If full chip erase is attempted while  $V_{CCW} \leq V_{CCWLK}$ , SR.3 and SR.5 will be set to "1". Successful full chip erase requires for boot blocks that WP# is  $V_{IH}$  and the corresponding block lock-bit be cleared. In parameter and main blocks case, it must be cleared the corresponding block lock-bit. If all blocks are locked, SR.1 and SR.5 will be set to "1".

#### 4.7 Word/Byte Write Command

Word/Byte write is executed by a two-cycle command sequence. Word/Byte write setup (standard 40H or alternate 10H) is written, followed by a second write that specifies the address and data (latched on the rising edge of WE#). The WSM then takes over, controlling the word/byte write and write verify algorithms internally. After the word/byte write sequence is written, the device automatically outputs status register data when read (see Figure 8). The CPU can detect the completion of the word/byte write event by analyzing the RY/BY# pin or status register bit SR.7.

When word/byte write is complete, status register bit SR.4 should be checked. If word/byte write error is detected, the status register should be cleared. The internal WSM verify only detects errors for "1"s that do not successfully write to "0"s. The CUI remains in read status register mode until it receives another command.

Reliable word/byte writes can only occur when  $V_{CC}=2.7V-3.6V$  and  $V_{CCW}=V_{CCWH1/2}$ . In the absence of this high voltage, memory contents are protected against word/byte writes. If word/byte write is attempted while  $V_{CCW} \leq V_{CCWLK}$ , status register bits SR.3 and SR.4 will be set to "1". Successful word/byte write requires for boot blocks that WP# is  $V_{IH}$  and the corresponding block lockbit be cleared. In parameter and main blocks case, it must be cleared the corresponding block lock-bit. If word/byte write is attempted when the excepting above conditions, SR.1 and SR.4 will be set to "1".

#### 4.8 Block Erase Suspend Command

The Block Erase Suspend command allows block-erase interruption to read or word/byte write data in another block of memory. Once the block erase process starts, writing the Block Erase Suspend command requests that the WSM suspend the block erase sequence at a predetermined point in the algorithm. The device outputs status register data when read after the Block Erase Suspend command is written. Polling status register bits SR.7 and SR.6 can determine when the block erase operation has been suspended (both will be set to "1"). RY/BY# will also transition to High Z. Specification t<sub>WHRZ2</sub> defines the block erase suspend latency.

When Block Erase Suspend command write to the CUI, if block erase was finished, the device places read array mode. Therefore, after Block Erase Suspend command write to the CUI, Read Status Register command (70H) has to write to CUI, then status register bit SR.6 should be checked for places the device in suspend mode.

At this point, a Read Array command can be written to read data from blocks other than that which is suspended. A Word/Byte Write command sequence can also be issued during erase suspend to program data in other blocks. Using the Word/Byte Write Suspend command (see Section 4.9), a word/byte write operation can also be suspended. During a word/byte write operation with block erase suspended, status register bit SR.7 will return to "0" and the RY/BY# output will transition to  $V_{OL}$ . However, SR.6 will remain "1" to indicate block erase suspend status.

The only other valid commands while block erase is suspended are Read Status Register and Block Erase Resume. After a Block Erase Resume command is written to the flash memory, the WSM will continue the block erase process. Status register bits SR.6 and SR.7 will automatically clear and RY/BY# will return to  $V_{OL}$ . After the Erase Resume command is written, the device automatically outputs status register data when read (see Figure 9).  $V_{CCW}$  must remain at  $V_{CCWH1/2}$  (the same  $V_{CCW}$  level used for block erase) while block erase is suspended. RP# must also remain at  $V_{IL}$  or  $V_{IH}$  (the same WP# level used for block erase). Block erase cannot resume until word/byte write operations initiated during block erase suspend have completed.

If the time between writing the Block Erase Resume command and writing the Block Erase Suspend command is shorter than  $t_{ERES}$  and both commands are written repeatedly, a longer time is required than standard block erase until the completion of the operation.

#### 4.9 Word/Byte Write Suspend Command

The Word/Byte Write Suspend command allows word/byte write interruption to read data in other flash memory locations. Once the word/byte write process starts, writing the Word/Byte Write Suspend command requests that the WSM suspend the Word/Byte write sequence at a predetermined point in the algorithm. The device continues to output status register data when read after the Word/Byte Write Suspend command is written. Polling status register bits SR.7 and SR.2 can determine when the word/byte write operation has been suspended (both will be set to "1"). RY/BY# will also transition to High Z. Specification t<sub>WHRZ1</sub> defines the word/byte write suspend latency.

When Word/Byte Write Suspend command write to the CUI, if word/byte write was finished, the device places read array mode. Therefore, after Word/Byte Write Suspend command write to the CUI, Read Status Register command (70H) has to write to CUI, then status register bit SR.2 should be checked for places the device in suspend mode.

At this point, a Read Array command can be written to read data from locations other than that which is suspended. The only other valid commands while word/byte write is suspended are Read Status Register and Word/Byte Write Resume. After Word/Byte Write Resume command is written to the flash memory, the WSM will continue the word/byte write process. Status register bits SR.2 and SR.7 will automatically clear and RY/BY# will return to  $V_{OL}$ . After the Word/Byte Write Resume command is written, the device automatically outputs status register data when read (see Figure 10).  $V_{CCW}$  must remain at  $V_{CCWH1/2}$  (the same  $V_{CCW}$  level used for word/byte write) while in word/byte write suspend mode. RP# must also remain at  $V_{IH}$ . WP# must also remain at  $V_{IL}$  or  $V_{IH}$  (the same WP# level used for word/byte write).

If the time between writing the Word/Byte Write Resume command and writing the Word/Byte Write Suspend command is short and both commands are written repeatedly, a longer time is required than standard word/byte write until the completion of the operation.

### 4.10 Set Block and Permanent Lock-Bit Commands

A flexible block locking and unlocking scheme is enabled via a combination of block lock-bits, a permanent lock-bit and WP# pin. The block lock-bits and WP# pin gates program and erase operations while the permanent lock-bit gates block-lock bit modification. With the permanent lock-bit not set, individual block lock-bits can be set using the Set Block Lock-Bit command. The Set Permanent Lock-Bit command, sets the permanent lock-bit. After the permanent lock-bit is set, block lock-bits and locked block contents cannot altered. See Table 5 for a summary of hardware and software write protection options.

Set block lock-bit and permanent lock-bit are executed by a two-cycle command sequence. The set block or permanent lock-bit setup along with appropriate block or device address is written followed by either the set block lock-bit confirm (and an address within the block to be locked) or the set permanent lock-bit confirm (and any device address). The WSM then controls the set lock-bit algorithm. After the sequence is written, the device automatically outputs status register data when read (see Figure 11). The CPU can detect the completion of the set lock-bit event by analyzing the RY/BY# pin output or status register bit SR.7.

When the set lock-bit operation is complete, status register bit SR.4 should be checked. If an error is detected, the status register should be cleared. The CUI will remain in read status register mode until a new command is issued.

This two-step sequence of set-up followed by execution ensures that lock-bits are not accidentally set. An invalid Set Block or Permanent Lock-Bit command will result in status register bits SR.4 and SR.5 being set to "1". Also, reliable operations occur only when  $V_{CC}=2.7V-3.6V$  and  $V_{CCW}=V_{CCWH1/2}$ . In the absence of this high voltage, lock-bit contents are protected against alteration.

A successful set block lock-bit operation requires that the permanent lock-bit be cleared. If it is attempted with the permanent lock-bit set, SR.1 and SR.4 will be set to "1" and the operation will fail.

#### 4.11 Clear Block Lock-Bits Command

All set block lock-bits are cleared in parallel via the Clear Block Lock-Bits command. With the permanent lock-bit not set, block lock-bits can be cleared using only the Clear Block Lock-Bits command. If the permanent lock-bit is set, block lock-bits cannot cleared. See Table 5 for a summary of hardware and software write protection options.

Clear block lock-bits operation is executed by a two-cycle command sequence. A clear block lock-bits setup is first written. After the command is written, the device automatically outputs status register data when read (see Figure 12). The CPU can detect completion of the clear block lock-bits event by analyzing the RY/BY# Pin output or status register bit SR.7.

When the operation is complete, status register bit SR.5 should be checked. If a clear block lock-bit error is detected, the status register should be cleared. The CUI will remain in read status register mode until another command is issued.

This two-step sequence of set-up followed by execution ensures that block lock-bits are not accidentally cleared. An invalid Clear Block Lock-Bits command sequence will result in status register bits SR.4 and SR.5 being set to "1". Also, a reliable clear block lock-bits operation can only occur when  $V_{CC}=2.7V-3.6V$  and  $V_{CCW}=V_{CCWH1/2}$ . If a clear block lock-bits operation is attempted while  $V_{CCW}\leq V_{CCWLK}$ , SR.3 and SR.5 will be set to "1". In the absence of this high voltage, the block lock-bits content are protected against alteration. A successful clear block lock-bits operation requires that the permanent lock-bit is not set. If it is attempted with the permanent lock-bit set, SR.1 and SR.5 will be set to "1" and the operation will fail.

If a clear block lock-bits operation is aborted due to  $V_{CCW}$  or  $V_{CC}$  transitioning out of valid range or RP# active transition, block lock-bit values are left in an undetermined state. A repeat of clear block lock-bits is required to initialize block lock-bit contents to known values. Once the permanent lock-bit is set, it cannot be cleared.

### 4.12 OTP Program Command

OTP program is executed by a two-cycle command sequence. OTP program command(C0H) is written, followed by a second write cycle that specifies the address and data (latched on the rising edge of WE#). The WSM then takes over, controlling the OTP program and program verify algorithms internally. After the OTP program command sequence is completed, the device automatically outputs status register data when read (see Figure 13). The CPU can detect the completion of the OTP program by analyzing the output data of the RY/BY# pin or status register bit SR.7.

When OTP program is completed, status register bit SR.4 should be checked. If OTP program error is detected, the status register should be cleared. The internal WSM verify only detects errors for "1"s that do not successfully program to "0"s. The CUI remains in read status register mode until it receives other commands.

Reliable OTP program can be executed only when  $V_{CC}=2.7V-3.6V$  and  $V_{CCW}=V_{CCWH1/2}$ . In the absence of this voltage, memory contents are protected against OTP

programs. If OTP program is attempted while  $V_{CCW} \leq V_{CCWLK}$ , status register bits SR.3 and SR.4 is set to "1". If OTP write is attempted when the OTP Lock-bit is set, SR.1 and SR.4 is set to "1".

### 4.13 Block Locking by the WP#

This Boot Block Flash memory architecture features two hardware-lockable boot blocks so that the kernel code for the system can be kept secure while other blocks are programmed or erased as necessary.

The lockable two boot blocks are locked when WP#=V<sub>IL</sub>; any program or erase operation to a locked block will result in an error, which will be reflected in the status register. For top configuration, the top two boot blocks are lockable. For the bottom configuration, the bottom two boot blocks are lockable. If WP# is V<sub>IH</sub> and block lockbit is not set, boot block can be programmed or erased normally (Unless V<sub>CCW</sub> is below V<sub>CCWLK</sub>). WP# is valid only two boot blocks, other blocks are not affected.


Table 5. Write Protection Alternatives <sup>(1)</sup>								
Operation	V <sub>CCW</sub>	RP#	Permanent Lock-Bit	Block Lock-bit	WP#	Effect		
Block Erase	≤V <sub>CCWLK</sub>	Х	X	X	X	All Blocks Locked.		
or	>V <sub>CCWLK</sub>	V <sub>IL</sub>	X	X	X	All Blocks Locked.		
Word/Byte		V <sub>IH</sub>	X	0	V <sub>IL</sub>	2 Boot Blocks Locked.		
Write					V <sub>IH</sub>	Block Erase and Word/Byte Write Enabled.		
				1	V <sub>IL</sub>	Block Erase and Word/Byte Write Disabled.		
					V <sub>IH</sub>	Block Erase and Word/Byte Write Disabled.		
Full Chip	$\leq V_{CCWLK}$	Х	Х	X	X	All Blocks Locked.		
Erase	>V <sub>CCWLK</sub>	V <sub>IL</sub>	X	Х	X	All Blocks Locked.		
		V <sub>IH</sub>	X	X	V <sub>IL</sub>	All Unlocked Blocks are Erased. 2 Boot Blocks and Locked Blocks are NOT Erased.		
					V <sub>IH</sub>	All Unlocked Blocks are Erased, Locked Blocks are NOT Erased.		
Set Block	≤V <sub>CCWLK</sub>	Х	X	Х	X	Set Block Lock-Bit Disabled.		
Lock-Bit	>V <sub>CCWLK</sub>	V <sub>IL</sub>	X	Х	X	Set Block Lock-Bit Disabled.		
		V <sub>IH</sub>	0	X	X	Set Block Lock-Bit Enabled.		
			1	X	X	Set Block Lock-Bit Disabled.		
Clear Block	$\leq V_{CCWLK}$	Х	X	X	X	Clear Block Lock-Bits Disabled.		
Lock-Bits	>V <sub>CCWLK</sub>	V <sub>IL</sub>	Х	Х	X	Clear Block Lock-Bits Disabled.		
		V <sub>IH</sub>	0	X	X	Clear Block Lock-Bits Enabled.		
			1	X	X	Clear Block Lock-Bits Disabled.		
Set	$\leq V_{CCWLK}$	Х	X	X	X	Set Permanent Lock-Bit Disabled.		
Permanent	>V <sub>CCWLK</sub>	V <sub>IL</sub>	X	X	X	Set Permanent Lock-Bit Disabled.		
Lock-Bit		V <sub>IH</sub>	X	Х	X	Set Permanent Lock-Bit Enabled.		

#### NOTE:

X can be V<sub>IL</sub> or V<sub>IH</sub> for RP# and WP#, and "0" or "1" for permanent lock-bit and block lock-bit. See DC Characteristics for V<sub>CCWLK</sub> voltage.

WSMS	BESS	ECBLBS	WBWSLBS	VCCWS	WBWSS	DPS	R
7	6	5	4	3	2	1	0
					NOTES	8:	
SR.7 = WRITH 1 = Ready 0 = Busy	E STATE MAC	CHINE STATUS	(WSMS)	erase, word/by	# or SR.7 to dete the write or lock- alid while SR.7=	bit configuratio	
1 = Block I	K ERASE SUS Erase Suspende Erase in Progres		S (BESS)				
STATU $1 = Error in$ $Lock-E$ $0 = Success$	JS (ECBLBS) n Block Erase, l Bits	R BLOCK LOCH Full Chip Erase e, Full Chip Era	or Clear Block	erase or lock-t	nd SR.4 are "1"s pit configuration uence was entere	attempt, an imp	
<ul> <li>SR.4 = WORD/BYTE WRITE AND SET LOCK-BIT STATUS (WBWSLBS)</li> <li>1 = Error in Word/Byte Write or Set Block/Permanent Lock-Bit</li> <li>0 = Successful Word/Byte Write or Set Block/Permanent Lock-Bit</li> </ul>			level. The WS only after Bloo Lock-Bit Conf	provide a contin M interrogates a ck Erase, Full Ch iguration comma reports accurate	nd indicates the hip Erase, Word and sequences.	V <sub>CCW</sub> level /Byte Write SR.3 is not	
<pre>SR.3 = V<sub>CCW</sub> STATUS (VCCWS) 1 = V<sub>CCW</sub> Low Detect, Operation Abort 0 = V<sub>CCW</sub> OK SR.2 = WORD/BYTE WRITE SUSPEND STATUS (WBWSS) 1 = Word/Byte Write Suspended 0 = Word/Byte Write in Progress/Completed</pre>			SR.1 does not and block lock the permanent Block Erase, F Configuration	provide a contin t-bit and WP# va lock-bit, block l full Chip Erase, V command seque	lues. The WSM ock-bit and WP Word/Byte Writh nces. It informs	I interrogates # only after te or Lock-B the system,	
1 = Block I	Lock-Bit, Perm Detected, Opera	STATUS (DPS) anent Lock-Bit a tion Abort	und/or WP#	depending on the attempted operation, if the block lock set, permanent lock-bit is set and/or WP# is $V_{IL}$ . Read the block lock and permanent lock configuration code writing the Read Identifier Codes command indicates permanent and block lock-bit status.			<sub>IL</sub> . Reading on codes afte
SR.0 = RESEF	RVED FOR FU	TURE ENHAN	CEMENTS (R)		ed for future use he status register		nasked out






Bus Operation	Command	Comments
Write	Read Status Register	Data=70H Addr=X
Read		Status Register Data
Standby		Check SR.7 1=WSM Ready 0=WSM Busy
Write	Erase Setup	Data=20H Addr=X
Write	Erase Confirm	Data=D0H Addr=Within Block to be Erased
Read		Status Register Data
Standby		Check SR.7 1=WSM Ready 0=WSM Busy
Deneral fear and an		1

Repeat for subsequent block erasures.

Full status check can be done after each block erase or after a sequence of block erasures.

Write FFH after the last operation to place device in read array mode.


FULL STATUS CHECK PROCEDURE



Bus Operation	Command	Comments		
Standby		Check SR.3 1=V <sub>CCW</sub> Error Detect		
Standby		Check SR.1 1=Device Protect Detect		
Standby		Check SR.4,5 Both 1=Command Sequence Error		
Standby		Check SR.5 1=Block Erase Error		
SR.5, SR.4, SR.3 and SR.1 are only cleared by the Clear Status Register Command in cases where multiple blocks are erased before full status is checked. If error is detected, clear the Status Register before attempting retry or other error recovery.				

Figure 6. Automated Block Erase Flowchart







Command	Comments	
Read Status Register	Data=70H Addr=X	
	Status Register Data	
	Check SR.7 1=WSM Ready 0=WSM Busy	
Full Chip Erase Setup	Data=30H Addr=X	
Full Chip Erase Confirm	Data=D0H Addr=X	
	Status Register Data	
	Check SR.7 1=WSM Ready 0=WSM Busy	
	Read Status Register Full Chip Erase Setup Full Chip Erase	Read Status Register     Data=70H Addr=X       Status Register Data     Status Register Data       Check SR.7 1=WSM Ready 0=WSM Busy     O=WSM Busy       Full Chip Erase Setup     Data=30H Addr=X       Full Chip Erase Confirm     Data=D0H Addr=X       Status Register Data     Check SR.7 1=WSM Ready

Bus Operation	Command	Comments		
Standby		Check SR.3 1=V <sub>CCW</sub> Error Detect		
Standby		Check SR.1 1=Device Protect Detect (All Blocks are locked)		
Standby		Check SR.4,5 Both 1=Command Sequence Error		
Standby		Check SR.5 1=Full Chip Erase Error		
SR.5, SR.4, SR.3 and SR.1 are only cleared by the Clear Status Register Command in cases where multiple blocks are erased before full status is checked. If error is detected, clear the Status Register before attempting retry or other error recovery.				
Full Chip E	rase Flowchart			






Bus Operation	Command	Comments	
Write	Read Status Register	Data=70H Addr=X	
Read		Status Register Data	
Standby		Check SR.7 1=WSM Ready 0=WSM Busy	
Write	Setup Word/Byte Write	Data=40H or 10H Addr=X	
Write	Word/Byte Write	Data=Data to Be Written Addr=Location to Be Written	
Read		Status Register Data	
Standby		Check SR.7 1=WSM Ready 0=WSM Busy	
Repeat for subsequent word/byte writes. SR full status check can be done after each word/byte write, or after a sequence of word/byte writes. Write FFH after the last word/byte write operation to place device in read array mode.			



Bus Operation	Command	Comments	
Standby		Check SR.3 1=V <sub>CCW</sub> Error Detect	
Standby		Check SR.1 1=Device Protect Detect	
Standby		Check SR.4 1=Data Write Error	
SR.4, SR.3 and SR.1 are only cleared by the Clear Status Register command in cases where multiple locations are written before full status is checked. If error is detected, clear the Status Register before attempting retry or other error recovery.			


#### Figure 8. Automated Word/Byte Write Flowchart

21



22






Bus Operation	Command	Comments
Write	Word/Byte Write Suspend	Data=B0H Addr=X
Read		Status Register Data Addr=X
Standby		Check SR.7 1=WSM Ready 0=WSM Busy
Standby		Check SR.2 1=Word/Byte Write Suspended 0=Word/Byte Write Completed
Write	Read Array	Data=FFH Addr=X
Read		Read Array locations other than that being written.
Write	Word/Byte Write Resume	Data=D0H Addr=X

Figure 10. Word/Byte Write Suspend/Resume Flowchart






Bus Operation	Command	Comments
Write	Read Status Register	Data=70H Addr=X
Read		Status Register Data
Standby		Check SR.7 1=WSM Ready 0=WSM Busy
Write	Set Block/Permanent Lock-Bit Setup	Data=60H Addr=X
Write	Set Block or Permanent Lock-Bit Confirm	Data=01H(Block), F1H(Permanent) Addr=Block Address(Block), Device Address(Permanent)
Read		Status Register Data
Standby		Check SR.7 1=WSM Ready 0=WSM Busy
Repeat for subsequent lock-bit set operations. Full status check can be done after each lock-bit set operation or after a sequence of lock-bit set operations.		

Write FFH after the last lock-bit set operation to place device in read array mode.


Bus Operation	Command	Comments	
Standby		Check SR.3 1=V <sub>CCW</sub> Error Detect	
Standby		Check SR.1 1=Device Protect Detect Permanent Lock-Bit is Set (Set Block Lock-Bit Operation)	
Standby		Check SR.4,5 Both 1=Command Sequence Error	
Standby		Check SR.4 1=Set Lock-Bit Error	
SR.5, SR.4, SR.3 and SR.1 are only cleared by the Clear Status Register command in cases where multiple lock-bits are set before full status is checked. If error is detected, clear the Status Register before attempting retry or other error recovery.			

Figure 11. Set Block and Permanent Lock-Bit Flowchart






Bus Operation	Command	Comments
Write	Read Status Register	Data=70H Addr=X
Read		Status Register Data
Standby		Check SR.7 1=WSM Ready 0=WSM Busy
Write	Clear Block Lock-Bits Setup	Data=60H Addr=X
Write	Clear Block Lock-Bits Confirm	Data=D0H Addr=X
Read		Status Register Data
Standby		Check SR.7 1=WSM Ready 0=WSM Busy




Bus Operation	Command	Comments	
Standby		Check SR.3 1=V <sub>CCW</sub> Error Detect	
Standby		Check SR.1 1=Device Protect Detect Permanent Lock-Bit is Set	
Standby		Check SR.4,5 Both 1=Command Sequence Error	
Standby		Check SR.5 1=Clear Block Lock-Bits Error	
SR.5, SR.4, SR.3 and SR.1 are only cleared by the Clear Status Register command. If error is detected, clear the Status Register before attempting retry or other error recovery.			







Bus Operation	Command	Comments			
Write	Read Status Register	Data=70H Addr=X			
Read		Status Register Data			
Standby		Check SR.7 1=WSM Ready 0=WSM Busy			
Write	Setup OTP Program	Data=C0H Addr=X			
Write	OTP Program	Data=Data to Be Written Addr=Location to Be Written			
Read		Status Register Data			
Standby		Check SR.7 1=WSM Ready 0=WSM Busy			
SR full status che OTP programs		TP program, or after a sequence of ion to place device in read array mode.			



Bus Operation	Command	Comments
Standby		Check SR.3 1=V <sub>CCW</sub> Error Detect
Standby		Check SR.1 1=Device Protect Detect
Standby		Check SR.4 1=Data Write Error
where multiple	locations are written before	Dear Status Register command in cases full status is checked. efore attempting retry or other error recovery.

Figure 13. Automated OTP Program Flowchart

26

### 5 DESIGN CONSIDERATIONS

### 5.1 Three-Line Output Control

The device will often be used in large memory arrays. SHARP provides three control inputs to accommodate multiple memory connections. Three-line control provides for:

- a. Lowest possible memory power dissipation.
- b. Complete assurance that data bus contention will not occur.

To use these control inputs efficiently, an address decoder should enable CE# while OE# should be connected to all memory devices and the system's READ# control line. This assures that only selected memory devices have active outputs while deselected memory devices are in standby mode. RP# should be connected to the system POWERGOOD signal to prevent unintended writes during system power transitions. POWERGOOD should also toggle during system reset.

### 5.2 RY/BY# and WSM Polling

RY/BY# is an open drain output that should be connected to V<sub>CC</sub> by a pull up resistor to provides a hardware method of detecting block erase, full chip erase, word/byte write and lock-bit configuration completion. It transitions low after block erase, full chip erase, word/byte write or lock-bit configuration commands and returns to V<sub>OH</sub> (while RY/BY# is pull up) when the WSM has finished executing the internal algorithm.

RY/BY# can be connected to an interrupt input of the system CPU or controller. It is active at all times. RY/BY# is also High Z when the device is in block erase suspend (with word/byte write inactive), word/byte write suspend or reset modes.

### 5.3 Power Supply Decoupling

Flash memory power switching characteristics require careful device decoupling. System designers are interested in three supply current issues; standby current levels, active current levels and transient peaks produced by falling and rising edges of CE# and OE#. Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1µF ceramic capacitor connected between its V<sub>CC</sub> and GND and between its V<sub>CCW</sub> and GND. These high-frequency, low inductance capacitors should be placed as close as possible to package leads. Additionally, for every eight devices, a 4.7µF electrolytic capacitor should be placed at the array's power supply connection between  $V_{CC}$  and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductance.

### 5.4 V<sub>CCW</sub> Trace on Printed Circuit Boards

Updating flash memories that reside in the target system requires that the printed circuit board designer pay attention to the  $V_{CCW}$  Power supply trace. The  $V_{CCW}$  pin supplies the memory cell current for word/byte writing and block erasing. Use similar trace widths and layout considerations given to the  $V_{CC}$  power bus. Adequate  $V_{CCW}$  supply traces and decoupling will decrease  $V_{CCW}$  voltage spikes and overshoots.

### 5.5 V<sub>CC</sub>, V<sub>CCW</sub>, RP# Transitions

Block erase, full chip erase, word/byte write and lock-bit configuration are not guaranteed if  $V_{CCW}$  falls outside of a valid  $V_{CCWH1/2}$  range,  $V_{CC}$  falls outside of a valid 2.7V-3.6V range, or RP# $\neq$ V<sub>IH</sub>. If  $V_{CCW}$  error is detected, status register bit SR.3 is set to "1" along with SR.4 or SR.5, depending on the attempted operation. If RP# transitions to  $V_{IL}$  during block erase, full chip erase, word/byte write or lock-bit configuration, RY/BY# will remain low until the reset operation is complete. Then, the operation will abort and the device will enter reset mode. The aborted operation may leave data partially altered. Therefore, the command sequence must be repeated after normal operation is restored. Device power-off or RP# transitions to  $V_{IL}$  clear the status register.

The CUI latches commands issued by system software and is not altered by  $V_{CCW}$  or CE# transitions or WSM actions. Its state is read array mode upon power-up, after exit from reset mode or after  $V_{CC}$  transitions below  $V_{LKO}$ .

### 5.6 Power-Up/Down Protection

The device is designed to offer protection against accidental block erase, full chip erase, word/byte write or lock-bit configuration during power transitions. Upon power-up, the device is indifferent as to which power supply ( $V_{CCW}$  or  $V_{CC}$ ) powers-up first. Internal circuitry resets the CUI to read array mode at power-up.

A system designer must guard against spurious writes for  $V_{CC}$  voltages above  $V_{LKO}$  when  $V_{CCW}$  is active. Since both WE# and CE# must be low for a command write, driving either to  $V_{IH}$  will inhibit writes. The CUI's two-step command sequence architecture provides added level of protection against data alteration.

In-system block lock and unlock capability prevents inadvertent data alteration. The device is disabled while  $RP\#=V_{IL}$  regardless of its control inputs state.

### 5.7 Power Dissipation

When designing portable systems, designers must consider battery power consumption not only during device operation, but also for data retention during system idle time. Flash memory's nonvolatility increases usable battery life because data is retained when system power is removed.

### 5.8 Data Protection Method

Noises having a level exceeding the limit specified in the specification may be generated under specific operating conditions on some systems. Such noises, when induced onto WE# signal or power supply, may be interpreted as false commands, causing undesired memory updating. To protect the data stored in the flash memory against unwanted overwriting, systems operating with the flash memory should have the following write protect designs, as appropriate:

1) Protecting data in specific block

When a lock bit is set, the corresponding block (includes the 2 boot blocks) is protected against overwriting. By setting a WP# to low, only the 2 boot blocks can be protected against overwriting. By using this feature, the flash memory space can be divided into the program section (locked section) and data section (unlocked section). The permanent lock bit can be used to prevent false block bit setting. For further information on setting/resetting lock-bit, refer to the specification. (See chapter 4.10 and 4.11.)

2) Data protection through  $V_{CCW}$ 

When the level of  $V_{CCW}$  is lower than  $V_{CCWLK}$  (lockout voltage), write operation on the flash memory is disabled. All blocks are locked and the data in the blocks are completely write protected. For the lockout voltage, refer to the specification. (See chapter 6.2.3.)

3) Data protection through RP#

When the RP# is kept low during read mode, the flash memory will be reset mode, then write protecting all blocks. When the RP# is kept low during power up and power down sequence such as voltage transition, write operation on the flash memory is disabled, write protecting all blocks. For the details of RP# control, refer to the specification. (See chapter 5.6 and 6.2.7.)

### 6.1 Absolute Maximum Ratings\*

### 

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

### NOTES:

- 1. Operating temperature is for extended temperature product defined by this specification.
- 2. All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on  $V_{CC}$  and  $V_{CCW}$  pins. During transitions, this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins are  $V_{CC}$ +0.5V which, during transitions, may overshoot to  $V_{CC}$ +2.0V for periods <20ns.
- 3. Maximum DC voltage on  $V_{CCW}$  may overshoot to +13.0V for periods <20ns. Applying 12V±0.3V to  $V_{CCW}$  during erase/write can only be done for a maximum of 1000 cycles on each block.  $V_{CCW}$  may be connected to 12V±0.3V for a total of 80 hours maximum.
- 4. Output shorted for no more than one second. No more than one output shorted at a time.

### 6.2 Operating Conditions

Temperature and V <sub>CC</sub> Operating Conditions							
Symbol	Parameter	Min.	Max.	Unit	Test Condition		
T <sub>A</sub>	Operating Temperature	-40	+85	°C	Ambient Temperature		
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage (2.7V-3.6V)	2.7	3.6	V			

### 6.2.1 Capacitance<sup>(1)</sup>

T <sub>A</sub> =+25°C, f=1MHz						
Symbol	Parameter	Тур.	Max.	Unit	Condition	
C <sub>IN</sub>	Input Capacitance	7	10	pF	V <sub>IN</sub> =0.0V	
C <sub>OUT</sub>	Output Capacitance	9	12	pF	V <sub>OUT</sub> =0.0V	
C <sub>OUT</sub>	Output Capacitance	9	12	pF	V <sub>OUT</sub> =0.0V	


NOTE:

1. Sampled, not 100% tested.

29

DEVICE UNDER TEST

### LHF80JT6



V<sub>CC</sub>=2.7V-3.6V

Figure 15. Transient Equivalent Testing Load Circuit

C<sub>L</sub> Includes Jig Capacitance 1.3V

1N914

 $R_L=3.3k\Omega$ 

 $C_L$ 

() OUT

30

50

### 6.2.3 DC Characteristics

		DC Ch	aracteristics	5		
	V <sub>CC</sub> =2.7V-3.6V			Test		
Sym.	Parameter	Notes	Тур.	Max.	Unit	Conditions
I <sub>LI</sub>	Input Load Current	1		±0.5	μΑ	V <sub>CC</sub> =V <sub>CC</sub> Max. V <sub>IN</sub> =V <sub>CC</sub> or GND
I <sub>LO</sub>	Output Leakage Current	1		±0.5	μΑ	$V_{CC} = V_{CC}Max.$ $V_{OUT} = V_{CC} \text{ or GND}$
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1,3,6	2	15	μΑ	CMOS Level Inputs V <sub>CC</sub> =V <sub>CC</sub> Max. CE#=RP#=V <sub>CC</sub> ±0.2V
			0.2	2	mA	TTL Level Inputs V <sub>CC</sub> =V <sub>CC</sub> Max. CE#=RP#=V <sub>IH</sub>
I <sub>CCAS</sub>	V <sub>CC</sub> Auto Power-Save Current	1,5,6	2	15	μΑ	CMOS Level Inputs V <sub>CC</sub> =V <sub>CC</sub> Max. CE#=GND±0.2V
I <sub>CCD</sub>	V <sub>CC</sub> Reset Power-Down Current	1	2	15	μΑ	RP#=GND±0.2V I <sub>OUT</sub> (RY/BY#)=0mA
I <sub>CCR</sub>	V <sub>CC</sub> Read Current	1,6	15	25	mA	CMOS Level Inputs V <sub>CC</sub> =V <sub>CC</sub> Max., CE#=GND f=5MHz, I <sub>OUT</sub> =0mA
				30	mA	TTL Level Inputs V <sub>CC</sub> =V <sub>CC</sub> Max., CE#=GND f=5MHz, I <sub>OUT</sub> =0mA
I <sub>CCW</sub>	V <sub>CC</sub> Word/Byte Write or Set Lock-	1,7	5	17	mA	V <sub>CCW</sub> =2.7V-3.6V
	Bit Current		5	12	mA	V <sub>CCW</sub> =11.7V-12.3V
I <sub>CCE</sub>	V <sub>CC</sub> Block Erase, Full Chip Erase or	1,7	4	17	mA	V <sub>CCW</sub> =2.7V-3.6V
	Clear Block Lock-Bits Current		4	12	mA	V <sub>CCW</sub> =11.7V-12.3V
I <sub>CCWS</sub> I <sub>CCES</sub>	V <sub>CC</sub> Word/Byte Write or Block Erase Suspend Current	1,2	1	6	mA	CE#=V <sub>IH</sub>
I <sub>CCWS</sub>	V <sub>CCW</sub> Standby or Read Current	1	±2	±15	μΑ	$V_{CCW} \leq V_{CC}$
I <sub>CCWR</sub>			10	200	μΑ	V <sub>CCW</sub> >V <sub>CC</sub>
I <sub>CCWAS</sub>	V <sub>CCW</sub> Auto Power-Save Current	1,5,6	0.1	5	μΑ	CMOS Level Inputs V <sub>CC</sub> =V <sub>CC</sub> Max. CE#=GND±0.2V
I <sub>CCWD</sub>	V <sub>CCW</sub> Reset Power-Down Current	1	0.1	5	μΑ	RP#=GND±0.2V
I <sub>CCWW</sub>	V <sub>CCW</sub> Word/Byte Write or Set Lock-	1,7	12	40	mA	V <sub>CCW</sub> =2.7V-3.6V
	Bit Current			30	mA	V <sub>CCW</sub> =11.7V-12.3V
I <sub>CCWE</sub>	V <sub>CCW</sub> Block Erase, Full Chip Erase	1,7	8	25	mA	V <sub>CCW</sub> =2.7V-3.6V
	or Clear Block Lock-Bits Current			20	mA	V <sub>CCW</sub> =11.7V-12.3V
I <sub>CCWWS</sub> I <sub>CCWES</sub>	V <sub>CCW</sub> Word/Byte Write or Block Erase Suspend Current	1	10	200	μΑ	V <sub>CCW</sub> =V <sub>CCWH1/2</sub>

DC Characteristics (Continued)

	V <sub>CC</sub> =2.7V-3.6V		7V-3.6V			
Sym.	Parameter	Notes	Min.	Max.	Unit	Test Conditions
V <sub>IL</sub>	Input Low Voltage	7	-0.5	0.8	V	
V <sub>IH</sub>	Input High Voltage	7	2.0	V <sub>CC</sub> +0.5	V	
V <sub>OL</sub>	Output Low Voltage	3,7		0.4	V	V <sub>CC</sub> =V <sub>CC</sub> Min. I <sub>OL</sub> =2.0mA
V <sub>OH1</sub>	Output High Voltage (TTL)	7	2.4		v	V <sub>CC</sub> =V <sub>CC</sub> Min. I <sub>OH</sub> =-2.0mA
V <sub>OH2</sub>	Output High Voltage (CMOS)	7	0.85 V <sub>CC</sub>		v	V <sub>CC</sub> =V <sub>CC</sub> Min. I <sub>OH</sub> =-2.5mA
			V <sub>CC</sub> -0.4		V	V <sub>CC</sub> =V <sub>CC</sub> Min. I <sub>OH</sub> =-100µA
V <sub>CCWLK</sub>	V <sub>CCW</sub> Lockout during Normal Operations	4,7		1.0	v	
V <sub>CCWH1</sub>	V <sub>CCW</sub> during Block Erase, Full Chip Erase, Word/Byte Write or Lock-Bit Configuration Operations		2.7	3.6	v	
V <sub>CCWH2</sub>	V <sub>CCW</sub> during Block Erase, Full Chip Erase, Word/Byte Write or Lock-Bit Configuration Operations	8	11.7	12.3	v	
V <sub>LKO</sub>	V <sub>CC</sub> Lockout Voltage		2.0		V	

NOTES:

1. All currents are in RMS unless otherwise noted. Typical values at nominal  $V_{CC}$  voltage and  $T_A$ =+25°C.

2. I<sub>CCWS</sub> and I<sub>CCES</sub> are specified with the device de-selected. If read or word/byte written while in erase suspend mode, the device's current draw is the sum of I<sub>CCWS</sub> or I<sub>CCES</sub> and I<sub>CCR</sub> or I<sub>CCW</sub>, respectively.

3. Includes RY/BY#.

4. Block erases, full chip erase, word/byte writes and lock-bit configurations are inhibited when  $V_{CCW} \leq V_{CCWLK}$ , and not guaranteed in the range between V<sub>CCWLK</sub>(max.) and V<sub>CCWH1</sub>(min.), between V<sub>CCWH1</sub>(max.) and V<sub>CCWH2</sub>(min.) and above V<sub>CCWH2</sub>(max.).

5. The Automatic Power Savings (APS) feature is placed automatically power save mode that addresses not switching more than 300ns while read mode.

6. About all of pin except describe Test Conditions, CMOS level inputs are either  $V_{CC} \pm 0.2V$  or GND $\pm 0.2V$ , TTL level inputs are either V<sub>IL</sub> or V<sub>IH</sub>. 7. Sampled, not 100% tested.

Applying 12V±0.3V to V<sub>CCW</sub> during erase/write can only be done for a maximum of 1000 cycles on each block. V<sub>CCW</sub> may be connected to 12V±0.3V for a total of 80 hours maximum.

### 6.2.4 AC Characteristics - Read-Only Operations<sup>(1)</sup>

$V_{CC}$ =2.7V-3.6V, $T_{A}$ =-40°C to +85°C						
Sym.	Parameter	Notes	Min.	Max.	Unit	
t <sub>AVAV</sub>	Read Cycle Time		90		ns	
t <sub>AVQV</sub>	Address to Output Delay			90	ns	
t <sub>ELQV</sub>	CE# to Output Delay	2		90	ns	
t <sub>PHQV</sub>	RP# High to Output Delay			600	ns	
t <sub>GLQV</sub>	OE# to Output Delay	2		50	ns	
t <sub>ELQX</sub>	CE# to Output in Low Z	3	0		ns	
t <sub>EHQZ</sub>	CE# High to Output in High Z	3		55	ns	
t <sub>GLOX</sub>	OE# to Output in Low Z	3	0		ns	
t <sub>GHQZ</sub>	OE# High to Output in High Z	3		20	ns	
t <sub>OH</sub>	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		ns	
t <sub>FVOV</sub>	BYTE# to Output Delay	3		90	ns	
t <sub>FLQZ</sub>	BYTE# Low to Output in High Z	3		30	ns	
t <sub>ELFV</sub>	CE# to BYTE# High or Low	3,4		5	ns	

NOTES:


SHARP


1. See AC Input/Output Reference Waveform for maximum allowable input slew rate.

2. OE# may be delayed up to  $t_{ELQV}$ - $t_{GLQV}$  after the falling edge of CE# without impact on  $t_{ELQV}$ .

3. Sampled, not 100% tested.

4. If BYTE# transfer during reading cycle, exist the regulations separately.





### 6.2.5 AC Characteristics - Write Operations<sup>(1)</sup>

Sym.	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Write Cycle Time		90		ns
t <sub>PHWL</sub>	RP# High Recovery to WE# Going Low	2	1		μs
t <sub>ELWL</sub>	CE# Setup to WE# Going Low		10		ns
t <sub>WLWH</sub>	WE# Pulse Width		50		ns
t <sub>SHWH</sub>	WP#V <sub>IH</sub> Setup to WE# Going High	2	100		ns
t <sub>VPWH</sub>	V <sub>CCW</sub> Setup to WE# Going High	2	100		ns
t <sub>AVWH</sub>	Address Setup to WE# Going High	3	50		ns
t <sub>DVWH</sub>	Data Setup to WE# Going High	3	50		ns
t <sub>WHDX</sub>	Data Hold from WE# High		0		ns
t <sub>WHAX</sub>	Address Hold from WE# High		0		ns
t <sub>WHEH</sub>	CE# Hold from WE# High		10		ns
t <sub>WHWL</sub>	WE# Pulse Width High		30		ns
t <sub>WHRL</sub>	WE# High to RY/BY# Going Low or SR.7 Going "0"			100	ns
t <sub>WHGL</sub>	Write Recovery before Read		0		ns
t <sub>QVVL</sub>	V <sub>CCW</sub> Hold from Valid SRD, RY/BY# High Z	2,4	0		ns
t <sub>QVSL</sub>	WP# V <sub>IH</sub> Hold from Valid SRD, RY/BY# High Z	2,4	0		ns
t <sub>FVWH</sub>	BYTE# Setup to WE# Going High	5	50		ns
t <sub>WHFV</sub>	BYTE# Hold from WE# High	5	90		ns

NOTES:

1. Read timing characteristics during block erase, full chip erase, word/byte write and lock-bit configuration operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.


2. Sampled, not 100% tested.

Refer to Table 4 for valid A<sub>IN</sub> and D<sub>IN</sub> for block erase, full chip erase, word/byte write or lock-bit configuration.
 V<sub>CCW</sub> should be held at V<sub>CCWH1/2</sub> until determination of block erase, full chip erase, word/byte write or lock-bit configuration success (SR.1/3/4/5=0).

5. If BYTE# switch during reading cycle, exist the regulations separately.

### LHF80JT6







6.2.6 Alternative CE#-Controlled Writes<sup>(1)</sup>

#### Notes Sym. Parameter Min. Max. Unit Write Cycle Time 90 ns t<sub>AVAV</sub> RP# High Recovery to CE# Going Low 2 1 t<sub>PHEL</sub> μs WE# Setup to CE# Going Low 0 ns t<sub>WLEL</sub> CE# Pulse Width 50 ns t<sub>ELEH</sub> WP#V<sub>IH</sub> Setup to CE# Going High 2 100 t<sub>SHEH</sub> ns 2 V<sub>CCW</sub> Setup to CE# Going High 100 ns t<sub>VPEH</sub> Address Setup to CE# Going High 3 50 ns t<sub>AVEH</sub> 3 Data Setup to CE# Going High 50 t<sub>DVEH</sub> ns Data Hold from CE# High 0 ns t<sub>EHDX</sub> Address Hold from CE# High 0 ns t<sub>EHAX</sub> WE# Hold from CE# High 0 t<sub>EHWH</sub> ns CE# Pulse Width High 30 t<sub>EHEL</sub> ns CE# High to RY/BY# Going Low or SR.7 Going "0" 100 ns t<sub>EHRL</sub> Write Recovery before Read 0 ns t<sub>EHGL</sub> V<sub>CCW</sub> Hold from Valid SRD, RY/BY# High Z 0 2,4 ns t<sub>OVVL</sub> WP# V<sub>IH</sub> Hold from Valid SRD, RY/BY# High Z 2.4 0 ns t<sub>QVSL</sub> BYTE# Setup to CE# Going High 5 50 ns t<sub>FVEH</sub> BYTE# Hold from CE# High 5 90 ns t<sub>EHFV</sub>

#### $V_{CC}=2.7V-3.6V, T_{A}=-40^{\circ}C \text{ to }+85^{\circ}C$

NOTES:

1. In systems where CE# defines the write pulse width (within a longer WE# timing waveform), all setup, hold, and inactive WE# times should be measured relative to the CE# waveform.

2. Sampled, not 100% tested.


3. Refer to Table 4 for valid A<sub>IN</sub> and D<sub>IN</sub> for block erase, full chip erase, word/byte write or lock-bit configuration.

4.  $V_{CCW}$  should be held at  $V_{CCWH1/2}$  until determination of block erase, full chip erase, word/byte write or lock-bit configuration success (SR.1/3/4/5=0).

5. If BYTE# switch during reading cycle, exist the regulations separately.

### LHF80JT6

## SHARP




6. Write Read Array command.



Rev. 1.27

### 6.2.7 Reset Operations



1. If RP# is asserted while a block erase, full chip erase, word/byte write or lock-bit configuration operation is not executing, the reset will complete within 100ns.

2. A reset time, t<sub>PHOV</sub>, is required from the later of RY/BY#(SR.7) going High Z("1") or RP# going high until outputs are valid. Refer to AC Characteristics - Read-Only Operations for t<sub>PHOV</sub>.

3. When the device power-up, holding RP# low minimum 100ns is required after V<sub>CC</sub> has been in predefined range and also has been in stable there.

41

		V <sub>CC</sub> =2.7V-2	3.6V, T <sub>A</sub> :	=-40°C te	o +85°C					
				V <sub>CCW</sub> =2.7V-3.6V		V <sub>CCW</sub> =11.7V-12.3V				
Sym.	Param	eter	Notes	Min.	Typ. <sup>(1)</sup>	Max.	Min.	Typ. <sup>(1)</sup>	Max.	Unit
t <sub>WHQV1</sub>	Word Write Time	32K word Block	2		33	200		20		μs
t <sub>EHQV1</sub>		4K word Block	2		36	200		27		μs
	Byte Write Time	64K byte Block	2		31	200		19		μs
		8K byte Block	2		32	200		26		μs
	Block Write Time	32K word Block	2		1.1	4		0.66		S
	(In word mode)	4K word Block	2		0.15	0.5		0.12		S
	Block Write Time	64K byte Block	2		2.2	7		1.4		s
	(In byte mode)	8K byte Block	2		0.3	1		0.25		s
t <sub>WHQV2</sub> t <sub>EHQV2</sub>	Block Erase Time	32K word Block 64K byte Block	2		1.2	6		0.9		s
		4K word Block 8K byte Block	2		0.6	5		0.5		s
	Full Chip Erase Time		2		22.8	114		17.5		S
t <sub>WHQV3</sub> t <sub>EHQV3</sub>	Set Lock-Bit Time		2		56	200		42		μs
t <sub>WHQV4</sub> t <sub>EHQV4</sub>	Clear Block Lock-Bits Time		2		1	5		0.69		s
t <sub>WHRZ1</sub> t <sub>EHRZ1</sub>	Word/Byte Write Suspend Latency Time to Read		4		6	15		6	15	μs
t <sub>WHRZ2</sub> t <sub>EHRZ2</sub>	Block Erase Suspend Latency Time to Read		4		16	30		16	30	μs
t <sub>ERES</sub>	Latency Time from Blo Command to Block Era Command		5	600			600			μs

6.2.8 Block Erase, Full Chip Erase, Word/Byte Write and Lock-Bit Configuration Performance<sup>(3)</sup>

NOTES:

 Typical values measured at T<sub>A</sub>=+25°C and V<sub>CC</sub>=3.0V, V<sub>CCW</sub>=3.0V or 12.0V. Assumes corresponding lock-bits are not set. Subject to change based on device characterization.

2. Excludes system-level overhead.

3. Sampled but not 100% tested.

4. A latency time is required from issuing suspend command(WE# or CE# going high) until RY/BY# going High Z or SR.7 going "1".

5. If the time between writing the Block Erase Resume command and writing the Block Erase Suspend command is shorter than t<sub>ERES</sub> and both commands are written repeatedly, a longer time is required than standard block erase until the completion of the operation.

### 7 Package and packing specification

[Applicability]

This specification applies to IC package of the LEAD-FREE delivered as a standard specification.

- 1. Storage Conditions.
  - 1-1. Storage conditions required before opening the dry packing.
    - Normal temperature :  $5 \sim 40^{\circ} C$
    - Normal humidity : 80%( Relative humidity) max.
      - \*"Humidity" means "Relative humidity"
  - 1-2. Storage conditions required after opening the dry packing.

In order to prevent moisture absorption after opening, ensure the following storage conditions apply:

- (1) Storage conditions for one-time soldering. (Convection reflow<sup>\*1</sup>, IR/Convection reflow.<sup>\*1</sup>, or Manual soldering.)
  - Temperature : 5∼25℃
  - Humidity : 60% max.
  - Period : 72 hours max. after opening.
- (2) Storage conditions for two-time soldering. (Convection reflow<sup>\*1</sup>, IR/Convection reflow.<sup>\*1</sup>)
  - a. Storage conditions following opening and prior to performing the 1st reflow.
  - Temperature : 5∼25℃
  - Humidity : 60% max.
  - Period : 72 hours max. after opening.
  - b. Storage conditions following completion of the 1st reflow and prior to performing the 2nd reflow.
  - Temperature : 5∼25℃
  - Humidity : 60% max.
  - Period : 72 hours max. after completion of the 1st reflow.
- <sup>\*1</sup>:Air or nitrogen environment.

1-3. Temporary storage after opening.


To re-store the devices before soldering, do so only once and use a dry box or place desiccant (with a blue humidity indicator) with the devices and perform dry packing again using heat-sealing.

The storage period, temperature and humidity must be as follows :

(1) Storage temperature and humidity.

: Two weeks max.

%1 : External atmosphere temperature and humidity of the dry packing.



(2) Storage period.

• X1 + X2: Refer to Section 1-2(1) and (2)a, depending on the mounting method.

٠Y

- 2. Baking Condition.
  - (1) Situations requiring baking before mounting.
    - Storage conditions exceed the limits specified in Section 1-2 or 1-3.
    - · Humidity indicator in the desiccant was already red (pink) when opened.
      - ( Also for re-opening.)
  - (2) Recommended baking conditions.
    - Baking temperature and period :


120°C for 16 $\sim$ 24 hours.

- The above baking conditions apply since the trays are heat-resistant.
- (3) Storage after baking.
  - After baking, store the devices in the environment specified in Section 1-2 and mount immediately.
- 3. Surface mount conditions.

The following soldering condition are recommended to ensure device quality.

- 3-1.Soldering.
- (1) Convection reflow or IR/Convection. (one-time soldering or two-time soldering in air or nitrogen environment)
  - Temperature and period :
    - A) Peak temperature.
    - B) Heating temperature.
    - C) Preheat temperature.
    - D) Temperature increase rate.
  - Measuring point : IC package surface.
  - Temperature profile:

250°C max. 40 to 60 seconds as 220°C It is 150 to 200°C, and is 120±30 seconds It is 1 to 3°C/seconds



- (2) Manual soldering ( soldering iron ) ( one-time soldering only ) Soldering iron should only touch the IC's outer leads.
  - Temperature and period :
    - $350^{\circ}$ C max. for 3 seconds / pin max.
    - (Soldering iron should only touch the IC's outer leads.)
  - Measuring point : Soldering iron tip.
- 4. Condition for removal of residual flux.
  - (1) Ultrasonic washing power : 25 watts / liter max.
  - (2) Washing time : Total 1 minute max.
  - (3) Solvent temperature :  $15 \sim 40^{\circ}$ C
- 5. Package outline specification.

Refer to the attached drawing.

(Plastic body dimensions do not include burr of resin.)

The contents of LEAD-FREE TYPE application of the specifications. (\*2)

### 6. Markings.

6-1. Marking details. (The information on the package should be given as follows.)

- (1) Product name : LH28F800BJHE-PTTLT6 SHARP (2) Company name : (3) Date code (Example) YYWW XXX : Denotes the production year. (Last two digits of the year.) YY  $\rightarrow$ WW Denotes the production week.  $(01 \cdot 02 \cdot \sim \cdot 52 \cdot 53)$  $\rightarrow$ Denotes the production ref. code ( $1 \sim 3$  digits). XXX  $\rightarrow$
- (4) "JAPAN" indicates the country of origin.

### 6-2. Marking layout.


The layout is shown in the attached drawing.

(However, this layout does not specify the size of the marking character and marking position.)

LEAD FINISH or BALL TYPE	LEAD-FREE TYPE (Sn-Bi)
DATE CODE	They are those with an underline.
The word of "LEAD FREE" is printed on the packing label	Printed

### \*2 The contents of LEAD-FREE TYPE application of the specifications.

LHF80JT6



7.Packing Specifications (Dry packing for surface mount packages.) 7-1.Packing materials.

Material name Material specifications		Purpose		
Inner carton	Cardboard (960 devices / inner carton max.)	Packing the devices. (10 trays / inner carton)		
Tray	Conductive plastic (96 devices / tray)	Securing the devices.		
Upper cover tray	Conductive plastic (1 tray / inner carton)	Securing the devices.		
Laminated aluminum bag	Aluminum polyethylene	Keeping the devices dry.		
Desiccant	Silica gel	Keeping the devices dry.		
Label	Paper	Indicates part number, quantity, and packed date.		
PP band	P band Polypropylene (3 pcs. / inner carton )			
Outer carton	Cardboard (3840 devices / outer carton max.)	Outer packing.		

( Devices must be placed on the tray in the same direction.)

7-2. Outline dimension of tray.

Refer to the attached drawing.


7-3.Outline dimension of carton.


Refer to the attached drawing.

- 8. Precautions for use.
  - (1) Opening must be done on an anti-ESD treated workbench. All workers must also have undergone anti-ESD treatment.
  - (2) The trays have undergone either conductive or anti-ESD treatment. If another tray is used, make sure it has also undergone conductive or anti-ESD treatment.
  - (3) The devices should be mounted within one year of the date of delivery.


## LHF80JT6














### A-1 RECOMMENDED OPERATING CONDITIONS

### A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.




Figure A-1. AC Timing at Device Power-Up

For the AC specifications  $t_{VR}$ ,  $t_R$ ,  $t_F$  in the figure, refer to the next page. See the "ELECTRICAL SPECIFICATIONS" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.

### A-1.1.1 Rise and Fall Time

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>VR</sub>	V <sub>CC</sub> Rise Time	1	0.5	30000	μs/V
t <sub>R</sub>	Input Signal Rise Time			1	μs/V
t <sub>F</sub>	Input Signal Fall Time			1	μs/V

NOTES:

1. Sampled, not 100% tested.

2. This specification is applied for not only the device power-up but also the normal operations.  $t_R(Max.)$  and  $t_F(Max.)$  for RP# (RST#) are 20µs/V.



### A-1.2 Glitch Noises

Do not input the glitch noises which are below  $V_{IH}$  (Min.) or above  $V_{IL}$  (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).




Figure A-2. Waveform for Glitch Noises

See the "DC CHARACTERISTICS" described in specifications for  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.).

## A-2 RELATED DOCUMENT INFORMATION<sup>(1)</sup>

Document No.	Document Name	
AP-001-SD-E	Flash Memory Family Software Drivers	
АР-006-РТ-Е	Data Protection Method of SHARP Flash Memory	
AP-007-SW-E	RP#, V <sub>PP</sub> Electric Potential Switching Circuit	

NOTE:

1. International customers should contact their local SHARP or distribution sales office.

#### SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.

## **SHARP**<sup>®</sup>

#### NORTH AMERICA

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (1) 360-834-2500 Fax: (1) 360-834-8903 Fast Info: (1) 800-833-9437 www.sharpsma.com

#### TAIWAN

SHARP Electronic Components (Taiwan) Corporation 8F-A, No. 16, Sec. 4, Nanking E. Rd. Taipei, Taiwan, Republic of China Phone: (886) 2-2577-7341 Fax: (886) 2-2577-7326/2-2577-7328

#### CHINA

SHARP Microelectronics of China (Shanghai) Co., Ltd. 28 Xin Jin Qiao Road King Tower 16F Pudong Shanghai, 201206 P.R. China Phone: (86) 21-5854-7710/21-5834-6056 Fax: (86) 21-5854-4340/21-5834-6057 Head Office:

#### No. 360, Bashen Road,

Xin Development Bldg. 22 Waigaoqiao Free Trade Zone Shanghai 200131 P.R. China Email: smc@china.global.sharp.co.jp

#### EUROPE

SHARP Microelectronics Europe Division of Sharp Electronics (Europe) GmbH Sonninstrasse 3 20097 Hamburg, Germany Phone: (49) 40-2376-2286 Fax: (49) 40-2376-2232 www.sharpsme.com

#### SINGAPORE

SHARP Electronics (Singapore) PTE., Ltd. 438A, Alexandra Road, #05-01/02 Alexandra Technopark, Singapore 119967 Phone: (65) 271-3566 Fax: (65) 271-3855

#### HONG KONG

SHARP-ROXY (Hong Kong) Ltd. 3rd Business Division, 17/F, Admiralty Centre, Tower 1 18 Harcourt Road, Hong Kong Phone: (852) 28229311 Fax: (852) 28660779 www.sharp.com.hk **Shenzhen Representative Office:** Room 13B1, Tower C, Electronics Science & Technology Building Shen Nan Zhong Road Shenzhen, P.R. China Phone: (86) 755-3273731 Fax: (86) 755-3273735

#### JAPAN

SHARP Corporation Electronic Components & Devices 22-22 Nagaike-cho, Abeno-Ku Osaka 545-8522, Japan Phone: (81) 6-6621-1221 Fax: (81) 6117-725300/6117-725301 www.sharp-world.com

#### KOREA

SHARP Electronic Components (Korea) Corporation RM 501 Geosung B/D, 541 Dohwa-dong, Mapo-ku Seoul 121-701, Korea Phone: (82) 2-711-5813 ~ 8 Fax: (82) 2-711-5819