

Force Technologies Ltd, Ashley Court, Henly, Marlborough, Wiltshire SN8 3RH, England Tel. +44 (0)1264 712000 Fax. +44 (0)1264 731444

Description

The FT8128 is a 1Mbit monolithic SRAM organised as 128K x 8. It is currently available in 2 standard formats, with access times of 55, 70, 100, 120ns. It has a low power standby version and has 3.0V battery backup capability. It is directly TTL compatible and has common data inputs and outputs.

Two pinout variants (single and dual \overline{CS}) are available.


All versions may be screened in accordance with MIL-STD-883.

131,072 x 8 CMOS Static RAM **Features** Access Times of 55/70/100/120 ns JEDEC standard Dual CS footprints. Operating Power 550 mW (max)

Low Power Standby (-L) 2.2 mW (max) Low Voltage Data Retention. Completely Static Operation

Directly TTL compatible.

May be processed in accordance with MIL-STD-883



Issue 1 January 2003

DC OPERATING CONDITIONS

DC OFERATING CONDITIONS					
Absolute Maximum Ratings					
Voltage on any pin relative to V_{ss}	V _T	-0.5V	to	+7.0	V
Power Dissipation	Ρ _T		1		W
Storage Temperature	T_{STG}	-55	to	+150	°C

Notes: (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions									
		min	typ	max					
Supply Voltage	V _{cc}	4.5	5.0	5.5	V				
Input High Voltage	V _{IH}	2.2	-	5.8	V				
Input Low Voltage	V _{IL}	-0.3	-	0.8	V				
Operating Temperature	T _A	0	-	70	°C				
	T _{AI}	-40	-	85	°C (I suffix)				
	T _{AM}	-55	-	125	°C (M, MB suffix)				

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	I _{LI}	V_{IH} =0V to V_{cc}	-1	-	1	μA
Output Leakage Current	I _{I/O}	$\overline{\text{CS1}}=\text{V}_{\text{IH}}, \text{CS2}=\text{V}_{\text{IL}}, \text{V}_{\text{I/O}}=0\text{V to V}_{\text{cc}}, \overline{\text{OE}}=\text{V}_{\text{IH}}$	-1	-	1	μΑ
Average Supply Current	I _{CC1}	Min. Cycle, V _{IN} =V _{IL} or V _{IH}	-	-	100	mΑ
Standby Supply Current	I _{SB1}	$\overline{\text{CS1}}=\text{V}_{\text{IH}},\text{CS2}=\text{V}_{\text{IL}},\text{ I/P's static}$	-	-	3	mΑ
-L Part	I _{SB2}	$\overline{\text{CS1}} \ge \text{V}_{\text{CC}}$ -0.2V, 0.2V $\ge \text{CS2} \ge \text{V}_{\text{CC}}$ -0.2V , $\text{V}_{\text{IN}} \ge 0.2$ V	-	-	400	uA
Output Voltage	V _{ol}	I _{oL} = 2.1 mA	-	-	0.4	V
	V_{OH}	I _{OH} = -1.0 mA	2.4	-	-	V

Capacitance (V _{cc} =5V±10%,T _A =25°C)								
Parameter	Symbol	Test Condition	typ	max	Unit			
I/P Capacitance	C _{IN}	V _{IN} =0V	-	8	pF			
I/O Capacitance	C _{I/O}	V _{I/O} =0V	-	10	pF			

Note: This parameter is not 100% tested.

Operating Modes

Mode	CS1	CS2	ŌĒ	WE	V _{cc} Current	I/O Pin	Reference Cycle
Not Selected	1	Х	Х	Х	ا _{.581} , ا	High Z	Power Down
Not Selected	Х	0	Х	Х	I _{SB} ,I _{SB1}	High Z	Power Down
Output Disable	0	1	1	1	I _{cc}	High Z	
Read	0	1	0	1	I _{cc}	D _{OUT}	Read Cycle
Write	0	1	Х	0	I _{cc}	D _{IN}	Write Cycle

The table below shows the logic inputs required to control the FT8128 SRAM.


 $1 = V_{IH}$, $0 = V_{IL}$, X = Don't Care

Low V_{cc} Data Retention Characteristics - L Version Only (T_A =-55°C to +125°C)										
Parameter	Symbol	Test Condition	min	typ	max	Unit				
V_{cc} for Data Retention	$V_{\rm DR}$	$\overline{\text{CS1}} \ge \text{V}_{\text{cc}}$ -0.2V, CS2 $\ge \text{V}_{\text{cc}}$ -0.2V or								
		$0V \leq CS2 \leq 0.2V. V_{IN} \geq 0V$	2.0	-	-	V				
Data Retention Current	I _{CCDR}	$V_{\rm CC}$ =3.0V, $V_{\rm IN} \ge 0$ V, $\overline{\rm CS1} \ge V_{\rm CC}$ -0.2V,								
		$CS2 \ge V_{cc}$ -0.2V or $0V \le CS2 \le 0.2V$.	-	-	600	μA				
Chip Deselect to Data Retention	ו t _{cDR}	See Retention Waveform	0	-	-	ns				
Operation Recovery Time	t _R	See Retention Waveform	5	-	-	ms				

Notes (1) CS2 controls address buffer, WE buffer, $\overline{CS1}$ buffer and \overline{OE} buffer. If CS2 controls data retention mode, Vin levels ($\overline{WE}, \overline{OE}, \overline{CS1}, I/O$) can be in the high impedance state. If CS1 controls Data Retention mode, CS2 must be $\ge V_{cc}$ - 0.2V or 0V \le CS2 \le 0.2V. The other input levels (address, $\overline{WE}, \overline{OE}, I/O$) can be in the high impedance state.

AC Test Conditions

- * Input pulse levels: 0V to 3.0V
- * Input rise and fall times: 5ns
- * Input and Output timing reference levels: 1.5V
- * Output load: See Load Diagram
- * V_{cc}=5V±10%




AC OPERATING CONDITIONS

Read Cycle										
Parameter	Symbol	55 min	max	70 min	max	10 min	max	12 min	max	Unit
Read Cycle Time	t _{RC}	55	-	70	-	100	-	120	-	ns
Address Access Time	t _{AA}	-	55	-	70	-	100	-	120	ns
Chip Select (CS1) Access Time ⁽²⁾	t _{ACS1}	-	55	-	70	-	100	-	120	ns
Chip Select (CS2) Access Time ⁽²⁾	t _{ACS2}	-	55	-	70	-	100	-	120	ns
Dutput Enable to Output Valid	t	-	25	-	35	-	50	-	60	ns
Dutput Hold from Address Change	t _{oH}	5	-	5	-	10	-	10	-	ns
Chip Selection ($\overline{CS1}$) to Output in Low Z	t _{CLZ1}	10	-	10	-	10	-	10	-	ns
Chip Selection (CS2) to Output in Low Z	t _{CLZ2}	10	-	10	-	10	-	10	-	ns
Dutput Enable to Output in Low Z	t	5	-	5	-	5	-	5	-	ns
Chip Disable ($\overline{CS1}$) to Output in High Z ⁽³⁾	t _{CHZ1}	0	25	0	35	0	35	0	45	ns
Chip Disable (CS2) to Output in High $Z^{(3)}$	t _{CHZ2}	0	25	0	35	0	35	0	45	ns
Dutput Disable to Output in High $Z^{(3)}$	t _{OHZ}	0	20	0	30	0	35	0	45	ns

Write Cycle										
Parameter	Symbol	55 min	may	70 min	may	10 min	may	12 min	may	Unit
Farameter	Symbol	min	max	min	max	min	max	min	max	Unit
Write Cycle Time	t _{wc}	55	-	70	-	100	-	120	-	ns
Chip Selection to End of Write	t _{cw}	45	-	60	-	85	-	100	-	ns
Address Valid to End of Write	t _{AW}	50	-	60	-	85	-	100	-	ns
Address Setup Time	t _{AS}	0	-	0	-	0	-	0	-	ns
Write Pulse Width	t _{wP}	40	-	50	-	70	-	70	-	ns
Write Recovery Time (WE, CS1)	t _{WR1}	5	-	5	-	5	-	5	-	ns
(CS2)	t _{WR2}	5	-	5	-	5	-	5	-	ns
Write to Output in High Z	t _{wHZ}	0	30	0	30	0	35	0	40	ns
Data to Write Time Overlap	t _{DW}	25	-	30	-	40	-	45	-	ns
Data Hold from Write Time	t _{DH}	0	-	0	-	0	-	0	-	ns
Output Active from End of Write	t _{ow}	5	-	5	-	5	-	5	-	ns


Read Cycle Timing Waveform (1,2)




Notes:

- (1) $\overline{\text{WE}}$ is High for Read Cycle.
- (2) Address valid prior to or coincident with $\overline{\text{CS1}}$ transition low or CS2 high.
- (3) t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. At any given temperature and voltage condition, t_{CHZ} max is less than t_{CLZ} min both for a given device and from device to device. This parameter is sampled and not 100% tested.


Write Cycle No.1 Timing Waveform




Write Cycle No.2 Timing Waveform ⁽⁵⁾



Low V_{cc} Data Retention Timing Waveform 1 ($\overline{CS1}$ controlled)



Low V_{cc} Data Retention Timing Waveform 2 (CS2 controlled)





AC Characteristics Notes


- (1) <u>A write occurs during the overlap of a low CS1</u>, a high CS2 and a low WE. A write begins at the latest transition among CS1 going low, CS2 going high and WE going low. A write ends at the earliest transition among CS1 going high, CS2 going low and WE going high. t_{wP} is measured from the beginning of write to the end of write.
- (2) t_{WR} is measured from the earlier of $\overline{CS1}$ or \overline{WE} going high or CS2 going high to the end of write cycle.
- (3) During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (4) If CS1 goes low simultaneously with WE going low or after WE going low, outputs remain in high impedance state.
- (5) OE is continuously low. $(\overline{OE}=V_{\mu})$
- (6) Dout is in the same phase as written data of this write cycle.
- (7) Dout is the read data of next address.
- (8) If CS1 is low and CS2 is high during this period, I/O pins are in the output state. Input signals out of phase must not be applied to I/O pins.
- (9) t_{wHZ} is defined as the time at which the outputs achieve the open circuit conditions and is not referenced to output voltage levels. These parameters are sampled and not 100% tested.

Package Details

32 pin 0.6" Dual-in-Line (DIP) - 'S' Package








All dimensions in mm (inches).

Alternate Pin Definition




Military Screening Procedure

Component Screening Flow for high reliability product is in accordance with Mil-883 method 5004

MB COMPONENT SCREENING FLOW								
SCREEN	TEST METHOD	LEVEL						
Visual and Mechanical								
Internal visual Temperature cycle Constant acceleration Pre-Burn-in electrical Burn-in	2010 Condition B or manufacturers equivalent 1010 Condition C (10 Cycles,-65°C to +150°C) 2001 Condition E (Y, only) (30,000g) Per applicable device specifications at T_A =+25°C Method 1015,Condition D, T_A =+125°C,160hrs min	100% 100% 100% 100% 100%						
Final Electrical Tests	Per applicable Device Specification							
Static (dc)	 a) @ T_A=+25°C and power supply extremes b) @ temperature and power supply extremes 	100% 100%						
Functional	 a) @ T_A=+25°C and power supply extremes b) @ temperature and power supply extremes 	100% 100%						
Switching (ac)	 a) @ T_A=+25°C and power supply extremes b) @ temperature and power supply extremes 	100% 100%						
Percent Defective allowable (PDA)	Calculated at post-burn-in at T _A =+25°C	5%						
Hermeticity	1014							
Fine Gross	Condition A Condition C	100% 100%						
External Visual	2009 Per vendor or customer specification	100%						

Ordering Information



Although this data is believed to be accurate the information contained herein is not intended to and does not create any warranty of merchantibility or fitness for a particular purpose.

Our products are subjected to a constant process of development. Data may be changed at any time without notice. Products are not authorised for use as critical components in life support devices without the express written approval of a company director.