
DESCRIPTION:

The DPE8X16A is a high-performance Electrically Erasable and Programmable Read Only Memory (EEPROM) module and may be organized as 8K X 16 or 16K X 8.

The module is built with two low-power CMOS 8K X 8 EEPROMs. The two chip enables are used for individual BW* selection. The DPE8X16A is ideally suited for those computer systems having 16-bit architectures.


The DPE8X16A contains a 32-BW page register to allow writing of up to 32 BWs simultaneously. During a write cycle, the address and 1 to 32 BWs of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the module will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA Polling of the most significant data bit in each byte. Once the end of a write cycle has been detected, a new access for a read or write can begin.



FEATURES:

- Fast Access Times: 55, 70, 90, 120, 150, 200, 250ns
- Automatic Page Write Operation Internal Address and Data Latches Internal Control Timer
- Fast Write Cycle Times
 Page Write Cycle Time: 10ms maximum
 1 to 32 BW* Page Write Operation
- DATA Polling for END of Write Detection
- High Reliability CMOS Technology Endurance: 10⁴ Cycles Data Retention: 10 years
- Single +5V Power Supply, ±10% Tolerance
- CMOS and TTL Compatible Inputs and Outputs
- Available with All Semiconductor Components Compliant to MIL-STD-883; Class B
- 40-Pin PGA (Grid Array) Package
- * Byte or Word (BW)

PIN NAMES					
A0 - A12	Address Inputs				
1/00 - 1/015	Data In/Out				
CEO, CE1	Chip Enables				
WEO, WET	Write Enables				
ŌĒ	Output Enable				
V _{DD}	Power (+5V)				
Vss	Ground				
N.C.	No Connect				



PIN-OUT DIAGRAM

				(TOP '	VIEW)				
CEØ	1	1/06	11	10	20 30	21	1/07	31	VDD
Α9	2	1/05	12	2 2	29 39	22	1/02	32	ΑØ
A1Ø	3	1/04	13	3 13	23 33	23	1/01	33	A1
A11	4	1/03	14	4 4	29 39	24	1/00	34	A2
A12	5	ŌĒ	15	(5) (5)	25 35	25	А3	35	A4
N.C.	6	WE1	16	6 6	26 36	26	WEØ	36	A5
N.C.	7	1/014	17	⑦ ⑰	Ø 9	27	1/015	37	A6
N.C.	8	1/013	18	8 18	28 38	28	1/010	38	Α7
N.C.	9	1/012	29	9 9	29 39	29	1/09	39	A8
VSS	10	1/011	20	10 20	30 40	30	1/08	40	CE1
		'					'		

10

R	RECOMMENDED OPERATING RANGE ¹										
Symbol	Characteristic	Min. Typ.		Max.	Unit						
VDD	Supply Voltage	4.5	5.0	5.5	V						
VIH	Input HIGH Voltage	2.2		V _{DD} +0.3	V						
VIL	Input LOW Voltage	-0.1 ²		0.8	V						

	ABSOLUTE MAXIMUM RATINGS ³								
Symbol	Parameter	Value	Unit						
Tstc	Storage Temperature	-65 to + 150	°C						
TBIAS	Temperature Under Bias	-55 to + 125	°C						
V _{DD}	Supply Voltage ¹	-0.3 to + 6.25	V						
V _{I/O}	Input/Output Voltage ¹	-0.3 ² to +6.25	V						

AC TEST CONDITIONS						
Input Pulse Levels	0V to 3.0V					
Input Pulse Rise and Fall Times	5ns*					
Input and Output Timing Reference Levels	1.5V					

^{*} Transition between 0.8V and 2.2V.

OUTPUT LOAD							
Float CL Parameters Measured							
1	100 pF	except tDF					
2	5 pF	tor					


TRUTH TABLE									
Mode	ČĒ	ŌĒ	WE	I/O PIN					
Standby	Н	X	Х	HIGH-Z					
Read	Ĺ	Ł	Н	Dout					
Write	Ļ	Н	L	Din					
Write Inhibit	X	L	Х	HIGH-Z					
Write Inhibit	X	Х	Н	HIGH-Z					

L = LOW	H = HIGH	X = Don't Care

CAPACITANCE 4: T _A = 25°C, F = 1.0MHz								
Symbol	Parameter	Max.	Unit	Condition				
CCE	Chip Enable	15						
CADR	Address Input	35						
CWE	Write Enable	15	рF	V _{IN} = 0V				
COE	Output Enable	35						
C _{I/O}	Data Input/Output	25						

Figure 1. Output Load

** Including Probe and Jig Capacitance.




			X	16	Х			
Symbol	Characteristics	Test Conditions	Min.	Max.	Min.	Max.	Unit	
lcc	Operating Supply Current	$CE = OE = V_{IL}$ all I/O = 0mA f = t _{RC} Min.		160		90	mA	
I _{SB1}	V _{DD} Current Standby (TTL)	CE = V _{IH}		6		6	mΑ	
I _{SB2}	VDD Current Standby (CMOS)	CE = V _{DD} -0.3Vdc		0.5		0.5	mΑ	
lιι	Input Leakage Current	V _{IN} = V _{DD} Max.	-10	10	-10	10	μΑ	
lot	Output Leakage Current	Vout = Vpp Max.	-10	10	-20	20	μА	
ViL	Input Voltage Low		-0.1	0.8	-0.1	0.8	V	
Vін	Input Voltage High		2.0	V _{DD} +0.3	2.0	V _{DD} +0.3	V	
Vol	Output Voltage Low	lout = 2.1mA		0.45		0.45	V	
Vон	Output Voltage High	I _{OUT} = -400μA	2.4	T	2.4		V	


	AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges 6,7										
No	No. Symbol	Parameter	-55		-70		-90		0 -120		Unit
140.		raidilicici		Max.	Min.	Max,	Min.	Max.	Min.	Max.	Cint
1	tacc	Address to Output Valid		55		70		90		120	ns
2	tce	Chip Enable to Output Valid		55		70		90		120	ns
3	toe	Output Enable to Output Valid		30		35		40		50	ns
4	tDF	Chip Enable or Output Enable to Output Float 4	1	30		35		40		50	ns
5	tон	Output Hold from Chip Enable, Output Enable, or Address, Whichever Occurs First	0		0		0		0		ns


	AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges 6,7									
No.	Symbol	Parameter -	-150		-200		-250		Unit	
NO.	NO. Symbol		Min.	Max.	Min.	Max.	Min.	Max.	Onn	
1	tacc	Address to Output Valid		150		200		250	ns	
2	tce	Chip Enable to Output Valid		150		200		250	ns	
3	toe	Output Enable to Output Valid		70		80		100	ns	
4	tor	Chip Enable or Output Enable to Output Float 4		50		60		60	ns	
5	tон	Output Hold from Chip Enable, Output Enable, or Address, Whichever Occurs First	0		0		0		ns	


AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE: Over operating ranges 6,7					
No.	Symbol	Parameter	MIN.	MAX.	Unit
6	twc	Write Cycle Time		10	ms
7	tas	Address Set-up Time *	0		ns
8	tah	Address Hold Time	50		ns
9	tcs	Chip Select Set-up Time	0	• • •	ns
10	tсн	Chip Select Hold Time	0		ns
11	twp	Write Pulse Width (CE or OE)	100	1000	ns
12	tos	Data Set-up Time	50		ns
13	t _{DH}	Data Hold Time	0		ns
14	t _{DV}	Time to Data Valid		1	μs
15	toes	OE Setup Time	0		ns
16	toeh	OE Hold Time	0		ns
17	twpH	Write Pulse Width High	50		ns
18	t _{BLC}	Byte Load Cycle Time	150		ns
19	tplw	Page Load Width		150	μs


^{*} Valid for both Read and Write Cycles.














DEVICE OPERATION


READ: The DPE8X16A is accessed like a Static RAM. When $\overline{\text{CE}}$ and $\overline{\text{OE}}$ are low and $\overline{\text{WE}}$ is high, the data stored at the memory location determined by address pins is asserted on the outputs. The outputs are put in the high impedance state whenever $\overline{\text{CE}}$ or $\overline{\text{OE}}$ is high. This dual line control gives designers flexibility in preventing bus contention.

WRITE: A low pulse on the \overline{WE} or \overline{CE} input with \overline{CE} or \overline{WE} low (respectively) and \overline{OE} high initiates a write cycle. The address is latched on the falling edge of \overline{CE} or \overline{WE} , whichever occurs last. The data is latched by the first rising edge of \overline{CE} or \overline{WE} . Once a BW* write has been started it will automatically time itself to completion.


PAGE WRITE MODE: The page write operation of the DPE8X16A allows 1 to 32 BWs of data to be loaded into the device and then simultaneously written during the internal programming period. After the first data BW has been loaded into the device, successive BWs may be loaded in the same manner. Each new BW to be written must have its high to low transition on $\overline{\text{WE}}$ (or $\overline{\text{CE}}$) within 150 μ s of the low to high * Byte or Word

transition of \overline{WE} (or \overline{CE}) of the preceding BW. If a high to low transition is not detected within 150 μ s of the last low to high transition, the load period will end and the internal programming period will start. A5 to A12 specify the page address. The page address must be valid during each high to low transition of \overline{WE} (or \overline{CE}). A0 to A4 are used to specify which BWs within the page are to be written. The BWs may be loaded in any order and may be changed within the same load period. Only BWs which are specified for writing will be written; unnecessary cycling of other BWs within the page does not occur.

DATA POLLING: The DPE8Y16A features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the compliment of the written data on 1/O7 and/or 1/O15. Once the the write cycle has been completed, true data is valid on all outputs, and the next cycle may begin. DATA Polling may begin at any time during the write cycle.



* B grade modules are constructed with 883 devices.



NOTES:

- 1. All voltages are with respect to Vss.
- 2. -1.0V min. for pulse width less than 20ns (VIL min. = -0.3V at DC level).
- 3. Stresses greater than those under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 4. This parameter is guaranteed and not 100% tested.
- 5. Transition is measured at the point of ±500mV from steady state voltage.
- When OE and CE are LOW and WE is HIGH, I/O pins are in the output state; and input signals of opposite phase to the outputs must not be applied.
- 7. The outputs are in a high impedance state when WE is LOW.

Dense-Pac Microsystems, Inc.

7321 Lincoln Way • Garden Grove, California 92641-1428 (714) 898-0007 • (800) 642-4477 (Outside CA) • FAX: (714) 897-1772