



## 8-BIT HIGH-SPEED MULTIPLYING D/A CONVERTER (UNIVERSAL DIGITAL LOGIC INTERFACE)

#### Precision Monolithics Inc

#### **FEATURES**

٠	Fast Settling Output Current 85ns
•	Full-Scale Current Prematched to ±1 LSB
•	Direct Interface to TTL, CMOS, ECL, HTL, PMOS
٠	Nonlinearity to 0.1% Maximum Over Temperature Range
•	High Output Impedance and
	Compliance10V to +18V
•	Complementary Current Outputs
•	Wide Range Multiplying Capability 1MHz Bandwidth
•	Low FS Current Drift ±10ppm/°C
•	Wide Power Supply Range ±4.5V to ±18V
	Low Power Consumption
	Low Cost

#### **GENERAL DESCRIPTION**

Available in Die Form

The DAC-08 series of 8-bit monolithic digital-to-analog converters provide very high-speed performance coupled with low cost and outstanding applications flexibility.

Advanced circuit design achieves 85ns settling times with very low "glitch" energy and at low power consumption. Monotonic multiplying performance is attained over a wide 20 to 1 reference current range. Matching to within 1 LSB between reference and full-scale currents eliminates the need for full-scale trimming in most applications. Direct

interface to all popular logic families with full noise immunity is provided by the high swing, adjustable threshold logic input.


High voltage compliance complementary current outputs are provided, increasing versatility and enabling differential operation to effectively double the peak-to-peak output swing. In many applications, the outputs can be directly converted to voltage without the need for an external op amp.

All DAC-08 series models guarantee full 8-bit monotonicity, and nonlinearities as tight as  $\pm 0.1\%$  over the entire operating temperature range are available. Device performance is essentially unchanged over the  $\pm 4.5$  to  $\pm 18V$  power supply range, with 33mW power consumption attainable at  $\pm 5V$  supplies.

The compact size and low power consumption make the DAC-08 attractive for portable and military/aerospace applications; devices processed to MIL-STD-883, Level B are available.

DAC-08 applications include 8-bit,  $1\mu s$  A/D converters, servo motor and pen drivers, waveform generators, audio encoders and attenuators, analog meter drivers, programmable power supplies, CRT display drivers, high-speed modems and other applications where low cost, high speed and complete input/output versatility are required.

#### **EQUIVALENT CIRCUIT**



DIGITAL-TO-ANALOG CONVERTERS



## **ABSOLUTE MAXIMUM RATINGS** (Note 1)

Operating Temperature	
DAC-08AQ, Q	55°C to +125°C
DAC-08HQ, EQ, CQ, HP, EP, CP, CS	0°C to +70°C
Junction Temperature (T,)	65°C to +150°C
Storage Temperature Q Package	65°C to +150°C
Storage Temperature P Package	65°C to +125°C
Lead Temperature (Soldering, 60 sec)	300°C
V+ Supply to V- Supply	36V
Logic Inputs	V to V plus 36V
V <sub>LC</sub>	V- to V+
Analog Current Outputs (at $V_s$ = 15V)	4.25mA
Reference Input (V <sub>14</sub> to V <sub>15</sub> )	V- to V+

# Reference Input Differential Voltage \_ (V<sub>14</sub> to V<sub>15</sub>).....±18V

Reference Input Current (I <sub>14</sub> )5.t								
PACKAGE TYPE	θ <sub>jA</sub> (NOTE 2)	Θ <sub>jC</sub>	UNITS					
16-Pin Hermetic DIP (Q)	100	16	°C/W					
16-Pin Plastic DIP (P)	82	39	°C/W					
20-Contact LCC (RC)	76	36	°C/W					
16-Pin SO (S)	111	35	*C/W					

#### NOTES:

- Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.
- 9<sub>|A</sub> is specified for worst case mounting conditions, i.e., 9<sub>|A</sub> is specified for device in socket for CerDIP, P-DIP, and LCC packages; 9<sub>|A</sub> is specified for device soldered to printed circuit board for SO package.

**ELECTRICAL CHARACTERISTICS** at  $V_S = \pm 15V$ ,  $I_{REF} = 2.0 \text{mA}$ ,  $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$  for DAC-08/08A,  $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$  for DAC-08C, E & H, unless otherwise noted. Output characteristics refer to both  $I_{OUT}$  and  $\overline{I_{OUT}}$ .

	DAC-08A						DAC-08C					
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Resolution			8	_		8			8	_		Bits
Monotonicity			8	_	**-	8	_	_	8	_	_	Bits
Nonlinearity	NL		_	-	± 0.1			±0.19	_		±0.39	%FS
Settling Time	ts	To $\pm 1/2$ LSB, all bits switched ON or OFF, $T_A = 25^{\circ}$ C, (Note)		85	135	_	85	150		85	150	ns
Propagation Delay												*** ·· <u></u> -
Each bit	I <sub>PLH</sub>	T <sub>A</sub> = 25° C	_	35	60	-	35	60	_	35	60	
All bits switched	<sup>†</sup> PHL	(Note)	_	35	60		35	60	_	35	60	ns
Full-Scale Tempco (Note)	TCIFS	DAC-08E	_	± 10 —	±50 —	_	± 10	±80 ±50	_	± 10 —	± 80 —	ppm/°C
Output Voltage Compliance	voc	Full-Scale current change <1/2 LSB, R <sub>OUT</sub> > 20MΩ typical	- 10	_	+ 18	- 10	_	± 18	- 10	_	+ 18	V
Full Range Current	I <sub>FR4</sub>	$V_{REF} = 10.000V$ $R_{14}$ , $R_{15} = 5.000k\Omega$ $T_A = +25^{\circ}C$	1.984	1.992	2.000	1.94	1.99	2.04	1.94	1.99	2.04	mA
Full Range Symmetry	IFRS	I <sub>FR4</sub> - I <sub>FR2</sub>		<b>= 0.5</b>	±4	_	±1	±8		±2	± 16	μΑ
Zero-Scale Current	Izs		_	0.1	1	_	0.2	2	_	0.2	4	μА
Output Current Range	IOR <sub>1</sub>	$R_{14}$ , $R_{15} = 5.000$ k $\Omega$ $V_{REF} = +15.0$ V, $V = -10$ V	2.1			2.1 4.2	_	_	2.1		_	mA
O and O and Mains		V <sub>REF</sub> = +25.0V, V-=-12V	4.2	25		4.2	25		4.2	25		nA
Output Current Noise		I <sub>REF</sub> = 2mA				_						
Logic input Levels Logic "0" Logic Input "1"	V <sub>IL</sub> V. <sub>L</sub>	V <sub>LC</sub> = 0V	 2	-	0.8	_ 2	-	0.8 —	_ 2	_	0.8	v
Logic Input Current Logic "0" Logic Input "1"	t <sub>il.</sub>	$V_{LC} = 0V$ $V_{IN} = -10V \text{ to } +0.8V$ $V_{IN} = 2.0V \text{ to } 18V$	_	-·2 0.002	-10 10	_	-2 0.002	-10 10	_	-2 0.002	- 10 10	υA
Logic Input Swing	V <sub>IS</sub>	V-=-15V	-10		+ 18	-10		+ 18	- 10	_	+ 18	V
Logic Threshold Range	V-HR	V <sub>S</sub> = ±15V, (Note)	-10		+ 13.5	-10		± 13.5	- 10		+ 13.5	٧
Reference Bias Current	I <sub>15</sub>		_	-1	-3	_	-1	-3		- 1	-3	μА
Reference Input Slew Rate		$R_{EO}$ = 200() See fast pulsed $R_L$ = 100() ref. info. $C_C$ = 0pF following. (Note)	4	8	_	4	8	_	4	8	_	mA/μs
Power Supply Sensitivity	PSSI <sub>FS+</sub> PSSI <sub>FS-</sub>	V+=4.5V to 18V V-=-4.5V to -18V $I_{REF}=1.0mA$		±0.0003 ±0.002	±0.01 ±0.01		±0.0003 ±0.002	±0.01 ±0.01		±0.0003 ±0.002		-\75%\ <sup>0</sup> \75% -\75%\ <sup>0</sup> \75%

DIGITAL-TO-ANALOG CONVERTERS

**ELECTRICAL CHARACTERISTICS** at  $V_S = \pm 15V$ ,  $I_{REF} = 2.0 \text{mA}$ ,  $-55^{\circ}\text{C} \le T_A \le + 125^{\circ}\text{C}$  for DAC-08/08A,  $0^{\circ}\text{C} \le T_A \le + 70^{\circ}\text{C}$  for DAC-08C, E & H, unless otherwise noted. Output characteristics refer to both  $I_{OUT}$  and  $\overline{I_{OUT}}$ . (Continued)

			DAC-08A/H		DAC-08E		DAC-08C					
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
	i+	V <sub>S</sub> = ±5V, I <sub>REF</sub> = 1.0mA		2.3	3.8		2.3	3.8		2.3	3.8	
	I-		-	-4.3	-5.8		~4.3	~5.8		-4.3	-5.8	
Davis Complex Company	1+	$V_S = +5V, -15V, I_{REF} = 2.0mA$	_	2.4	3.8	_	2.4	3.8		2.4	3.8	
Power Supply Current	1-		_	-6.4	-7.8	_	-6.4	-7.8		-6.4	-7.8	mA
	1+	$V_S = \pm 15V$ , $I_{REF} = 2.0 mA$		2.5	3.8	_	2.5	3.8	-	2.5	3.8	
	1-		~	-6.5	~7.8		6.5	~7.8	-	-6.5	-7.8	
		±5V, I <sub>REF</sub> = 1.0mA	_	33	48	_	33	48	_	33	48	
Power Dissipation	Pd	+5V, -15V, I <sub>REF</sub> = 2.0mA	_	108	136	-	103	136	_	108	136	mW
	-	± 15V, I <sub>REF</sub> = 2.0mA	_	135	174	_	135	174	-	135	174	


NOTE: Guaranteed by design.

#### **ORDERING INFORMATION**†


	16-PIN I	ACKAGE	OPERATING TEMPERATURE		
NL	HERMETIC	PLASTIC	LCC	RANGE	
0.40	DAC08AQ*	_		MIL	
0.1%	DAC08HQ	DAC08HP		COM	
0 -00	DAC08Q*		DAC08RC/883	MIL	
0.19%	DAC08EQ	DAC08EP	_	COM	
	DAC08CQ	DAC08CP		0011	
0.39%	-	DAC08CS††	_	COM	

- For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
- Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages. For ordering information, see 1990/91 Data Book, Section 2.
- †† For availability and burn-in information on SO and PLCC packages, contact your local sales office.

#### PIN CONNECTIONS



## DICE CHARACTERISTICS (125°C TESTED DICE AVAILABLE)



DIE SIZE  $0.087 \times 0.063$  inch, 5,270 sq. mils (2.209  $\times$  1.60 mm, 3.54 sq. mm)

1. V<sub>LC</sub> 9. BIT 5
2. I<sub>OUT</sub> 10. BIT 6
3. V- 11. BIT 7
4. I<sub>OUT</sub> 12. BIT 8 (LSB)
5. BIT 1 (MSB) 13. V+
6. BIT 2 14. V<sub>REF</sub> (+)
7. BIT 3 15. V<sub>REF</sub> (-)
8. BIT 4 16. COMP

For additional DICE ordering information, refer to 1990/91 Data Book, Section 2.

**WAFER TEST LIMITS** at  $V_S = \pm 15V$ ,  $I_{REF} = 2.0$ mA,  $T_A = 125$ °C for DAC-08NT, DAC-08GT devices;  $T_A = 25$ °C for DAC-08N, DAC-08G and DAC-08GR devices, unless otherwise noted. Output characteristics apply to both  $I_{OUT}$  and  $\overline{I_{OUT}}$ .

PARAMETER	SYMBOL	CONDITIONS	DAC-08NT	DAC-08N	DAC-08GT	DAC-08G	DAC-08GR	UNITS
Resolution			8	8	8	8	8	Bits MIN
Monotonicity			8	8	8	8	8	Bits MIN
Nonlinearity	NL		± 0.1	±0.1	±0.19	± 0.19	± 0.39	%FS MAX
Output Voltage Compliance	Voc	Full-Scale Current Change < 1/2 LSB	+ 18 - 10	+ 18 10	+ 18 - 10	+ 18 - 10	+ 18 10	V MAX V MIN
Full-Scale Current	I <sub>FS4</sub> or	V <sub>REF</sub> = 10.000V R <sub>14</sub> , R <sub>15</sub> = 5.000kΩ	2.04 1.94	2.04 1.94	2.04 1.94	2.04 1.94	2.04 1.94	mA MAX mA MiN
Full-Scale Symmetry	I <sub>FSS</sub>		±8	± 8	±8	±8	± 16	μΑ MAX
Zero-Scale Current	IZS		2	2	4	4	4	μΑ ΜΑΧ
Output Current Range	I <sub>FS1</sub> or	V = -10V, $V_{REF} = +15V$ V = -12V. $V_{REF} = +25V$ $R_{14}$ , $R_{15} = 5.000k\Omega$	2.1 4.2	2.1 4.2	2.1	2.1 4.2	2.1 4.2	mA MIN
Logic Input "0"	ViL		0.8	0.8	0.8	0.8	0.8	V MAX
Logic Input "1"	V <sub>iH</sub>	- Comment	2	2	2	2	2	V MIN
Logic Input Current Logic "0" Logic "1"	լ <sub>յ_</sub> Լլ <sub>ի</sub>	$V_{LC} = 0V$ $V_{1N} = -10V \text{ to } +0.8V$ $V_{1N} = 2.0V \text{ to } 18V$	± 10 ± 10	± 10 ± 10	± 10 ± 10	± 10 ± 10	±10 ±10	μΑ ΜΑΧ
Logic Input Swing	$V_{iS}$	V-=-15V	+ 18 - 10	+ 18 - 10	+ 18 - 10	+ 18 ~10	+ 18 - 10	V MAX V MIN
Reference Bias Current	115		-3	-3	-3	-3	-3	μΑ ΜΑΧ
Power Supply Sensitivity	PSSI <sub>FS+</sub>	V + = 4.5V  to  18V V = -4.5V  to  -18V $I_{REF} = 1.0\text{mA}$	0.01	0.01	0.01	0.01	0.01	%FS/%V MAX
Power Supply Current	1+	$V_S = \pm 15V$ $I_{REF} \le 2.0 \text{mA}$	3.8 -7.8	3.8 -7.8	3.8 -7.8	3.8 7.8	3.8 -7.8	mA MAX
Power Dissipation	P <sub>d</sub>	V <sub>S</sub> = ± 15V I <sub>REF</sub> ≤ 2.0mA	174	174	174	174	174	mW MAX

#### NOTE

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

# PMI)


TYPICAL ELECTRICAL CHARACTERISTICS at  $V_S=\pm 15 V_s$ , and  $I_{REF}=2.0 mA$ , unless otherwise noted. Output characteristics apply to both IOUT and IOUT.

PARAMETER	SYMBOL	CONDITIONS	ALL GRADES TYPICAL	UNITS
Reference Input Siew Rate	dl/dt		8	mA/μs
Propagation Delay	t <sub>PLH</sub> , t <sub>PHI</sub>	T <sub>A</sub> = 25°C, Any Bit	35	ns
Settling Time	t <sub>s</sub>	To ±1/2 LSB, All Bits Switched ON or OFF, T <sub>a</sub> = 25°C	85	ns

#### NOTE:


For DAC08NT & GT 25°C characteristics, see DAC08N & G characteristics respectively.

#### **PULSED REFERENCE OPERATION**



# **FAST PULSED** REFERENCE OPERATION 2.5V -0.5V -0.5mA OUT -2.5mAzoon? 100% $R_{EQ} \approx 200\Omega$ $R_{L} = 100\Omega$ $C_{C} \approx 0$ 200NSEC/DIVISION

#### **BURN-IN CIRCUIT**







#### TRUE AND COMPLEMENTARY **OUTPUT OPERATION**








#### **FULL-SCALE SETTLING TIME**




#### TYPICAL PERFORMANCE CHARACTERISTICS







# LSB PROPAGATION




#### REFERENCE INPUT FREQUENCY RESPONSE




# REFERENCE AMP COMMON-MODE RANGE




# LOGIC INPUT CURRENT VS INPUT VOLTAGE




## VTH - VLC VS TEMPERATURE




#### OUTPUT CURRENT vs OUTPUT VOLTAGE (OUTPUT VOLTAGE COMPLIANCE)




# OUTPUT VOLTAGE COMPLIANCE VS TEMPERATURE





#### BIT TRANSFER CHARACTERISTICS



## TYPICAL PERFORMANCE CHARACTERISTICS









#### **BASIC CONNECTIONS**


### **ACCOMMODATING BIPOLAR REFERENCES**



#### **BASIC POSITIVE REFERENCE OPERATION**




#### **BASIC UNIPOLAR NEGATIVE OPERATION**






#### **BASIC CONNECTIONS**


#### **BASIC BIPOLAR OUTPUT OPERATION**




#### RECOMMENDED FULL-SCALE ADJUSTMENT CIRCUIT



#### **BASIC NEGATIVE REFERENCE OPERATION**



#### **OFFSET BINARY OPERATION**




# DIGITAL-TO-ANALOG CONVERTERS


11

#### **BASIC CONNECTIONS**


#### POSITIVE LOW IMPEDANCE OUTPUT OPERATION



#### **NEGATIVE LOW IMPEDANCE OUTPUT OPERATION**



#### INTERFACING WITH VARIOUS LOGIC FAMILIES



#### **APPLICATIONS INFORMATION**

#### REFERENCE AMPLIFIER SET-UP

The DAC-08 is a multiplying D/A converter in which the output current is the product of a digital number and the input reference current. The reference current may be fixed or may vary from nearly zero to +4.0mA. The full-scale output current is a linear function of the reference current and is given by:

$$I_{FR} = \frac{255}{256} \times I_{REF}$$
, where  $I_{REF} = I_{14}$ .

In positive reference applications, an external positive reference voltage forces current through  $R_{14}$  into the  $V_{REF(+)}$  terminal (pin 14) of the reference amplifier. Alternatively, a negative reference may be applied to  $V_{REF(-)}$  at pin 15; reference current flows from ground through  $R_{14}$  into  $V_{REF(+)}$  as in the positive reference case. This negative reference connection has the advantage of a very high impedance presented at pin

15. The voltage at pin 14 is equal to and tracks the voltage at pin 15 due to the high gain of the internal reference amplifier.  $R_{15}$  (nominally equal to  $R_{14}$ ) is used to cancel bias current errors;  $R_{15}$  may be eliminated with only a minor increase in error.

Bipolar references may be accommodated by offsetting  $V_{REF}$  or pin 15. The negative common-mode range of the reference amplifier is given by:  $V_{CM-} = V - \text{plus} \ (I_{REF} \times 1 \text{k}\Omega) \ \text{plus} \ 2.5 \text{V}$ . The positive common-mode range is V+ less 1.5 V.

When a DC reference is used, a reference bypass capacitor is recommended. A 5.0V TTL logic supply is not recommended as a reference, if a regulated power supply is used as a reference,  $R_{14}$  should be split into two resistors with the junction bypassed to ground with a  $0.1\mu F$  capacitor.

For most applications the tight relationship between  $I_{REF}$  and  $I_{FS}$  will eliminate the need for trimming  $I_{REF}$ . If required, full-scale trimming may be accomplished by adjusting the value of  $R_{14}$ , or by using a potentiometer for  $R_{14}$ . An improved

method of full-scale trimming which eliminates potentiometer T.C. effects is shown in the recommended full-scale adjustment circuit.

Using lower values of reference current reduces negative power supply current and increases reference amplifier negative common-mode range. The recommended range for operation with a DC reference current is +0.2mA to +4.0mA.

# REFERENCE AMPLIFIER COMPENSATION FOR MULTIPLYING APPLICATIONS

AC reference applications will require the reference amplifier to be compensated using a capacitor from pin 16 to V–. The value of this capacitor depends on the impedance presented to pin 14: for  $R_{14}$  values of 1.0, 2.5 and 5.0k $\Omega$ , minimum values of  $C_C$  are 15, 37, and 75pF. Larger values of  $R_{14}$  require proportionately increased values of  $C_C$  for proper phase margin, such that the ratio of  $C_C(pF)$  to  $R_{14}\left(k\Omega\right)=15$ .

For fastest response to a pulse, low values of  $R_{14}$  enabling small  $C_C$  values should be used. If pin 14 is driven by a high impedance such as a transistor current source, none of the above values will suffice and the amplifier must be heavily compensated which will decrease overall bandwidth and slew rate. For  $R_{14}=1k\Omega$  and  $C_C=15pF$ , the reference amplifier slews at  $4mA/\mu s$  enabling a transition from  $I_{REF}=0$  to  $I_{REF}=2mA$  in 500ns.

Operation with pulse inputs to the reference amplifier may be accomodated by an alternate compensation scheme. This technique provides lowest full-scale transition times. An internal clamp allows quick recovery of the reference amplifier from a cutoff ( $I_{REF}=0$ ) condition. Full-scale transition (0 to 2mA) occurs in 120ns when the equivalent impedance at pin 14 is  $200\Omega$  and  $C_{C}\!\!=\!0$ . This yields a reference slew rate of  $16\text{mA}/\mu\text{s}$  which is relatively independent of  $R_{IN}$  and  $V_{IN}$  values.

#### LOGIC INPUTS

The DAC-08 design incorporates a unique logic input circuit which enables direct interface to all popular logic families and provides maximum noise immunity. This feature is made possible by the large input swing capability, 2µA logic input current and completely adjustable logic threshold voltage. For V = -15V, the logic inputs may swing between -10V and +18V. This enables direct interface with +15V CMOS logic. even when the DAC-08 is powered from a +5V supply. Minimum input logic swing and minimum logic threshold voltage are given by: V- plus  $(I_{BFF} \times 1k\Omega)$  plus 2.5V. The logic threshold may be adjusted over a wide range by placing an appropriate voltage at the logic threshold control pin (pin 1, V<sub>LC</sub>). The appropriate graph shows the relationship between V<sub>LC</sub> and V<sub>TH</sub> over the temperature range, with V<sub>TH</sub> nominally 1.4 above V<sub>I.C</sub>. For TTL and DTL interface, simply ground pin 1. When interfacing ECL, an I<sub>REF</sub> = 1mA is recommended. For interfacing other logic families, see preceding page. For general set-up of the logic control circuit, it should be noted that pin 1 will source 100 µA typical; external circuitry should be designed to accommodate this current.

Fastest settling times are obtained when pin 1 sees a low impedance. If pin 1 is connected to a  $1k\Omega$  divider, for example, it should be bypassed to ground by a  $0.01\mu F$  capacitor.

#### **ANALOG OUTPUT CURRENTS**

Both true and complemented output sink currents are provided where  $I_O + \overline{I_O} = I_{FS}$ . Current appears at the "true" ( $I_O$ ) output when a "1" (logic high) is applied to each logic input. As the binary count increases, the sink current at pin 4 increases proportionally, in the fashion of a "positive logic" D/A converter. When a "0" is applied to any input bit, that current is turned off at pin 4 and turned on at pin 2. A decreasing logic count increases  $\overline{I_O}$  as in a negative or inverted logic D/A converter. Both outputs may be used simultaneously. If one of the outputs is not required it must be connected to ground or to a point capable of sourcing  $I_{FS}$ ; do not leave an unused output pin open.

Both outputs have an extremely wide voltage compliance enabling fast direct current-to-voltage conversion through a resistor tied to ground or other voltage source. Positive compliance is 36V above V- and is independent of the positive supply. Negative compliance is given by V- plus  $(I_{REF} \times 1 k\Omega)$  plus 2.5V.

The dual outputs enable double the usual peak-to-peak load swing when driving loads in quasi-differential fashion. This feature is especially useful in cable driving, CRT deflection and in other balanced applications such as driving centertapped coils and transformers.

#### **POWER SUPPLIES**

The DAC-08 operates over a wide range of power supply voltages from a total supply of 9V to 36V. When operating at supplies of  $\pm5V$  or less,  $I_{REF} \leq 1 \text{mA}$  is recommended. Low reference current operation decreases power consumption and increases negative compliance, reference amplifier negative common-mode range, negative logic input range, and negative logic threshold range; consult the various figures for guidance. For example, operation at -4.5V with  $I_{REF} \approx 2 \text{mA}$  is not recommended because negative output compliance would be reduced to near zero. Operation from lower supplies is possible, however at least 8V total must be applied to insure turn-on of the internal bias network.

Symmetrical supplies are not required, as the DAC-08 is quite insensitive to variations in supply voltage. Battery operation is feasible as no ground connection is required: however, an artificial ground may be used to insure logic swings, etc. remain between acceptable limits.

Power consumption may be calculated as follows:

 $P_d = (I+) \; (V+) + (I-) \; (V-)$ . A useful feature of the DAC-08 design is that supply current is constant and independent of input logic states; this is useful in cryptographic applications and further serves to reduce the size of the power supply bypass capacitors.

#### **TEMPERATURE PERFORMANCE**

The nonlinearity and monotonicity specifications of the DAC-08 are guaranteed to apply over the entire rated operating temperature range. Full-scale output current drift is low, typically  $\pm 10 ppm/^{\circ}$  C, with zero-scale output current and drift essentially negligible compared to 1/2 LSB.

The temperature coefficient of the reference resistor R<sub>14</sub> should match and track that of the output resistor for min-

imum overall full-scale drift. Settling times of the DAC-08 decrease approximately 10% at -55°C; at +125°C an increase of about 15% is typical.

The reference amplifier must be compensated by using a capacitor from pin 16 to V-. For fixed reference operation, a 0.01 µF capacitor is recommended. For variable reference applications, see previous section entitled "Reference Amplifier Compensation for Multiplying Applications".

#### MULTIPLYING OPERATION

The DAC-08 provides excellent multiplying performance with an extremely linear relationship between  $I_{FS}$  and  $I_{REF}$  over a range of 4mA to 4 $\mu$ A. Monotonic operation is maintained over a typical range of  $I_{REF}$  from 100 $\mu$ A to 4.0mA.

#### SETTLING TIME

The DAC-08 is capable of extremely fast settling times, typically 85ns at  $I_{\rm REF}=2$  0mA. Judicious circuit design and careful board layout must be employed to obtain full performance potential during testing and application. The logic switch design enables propagation delays of only 35ns for each of the 8 bits. Settling time to within 1/2 LSB of the LSB is therefore 35ns, with each progressively larger bit taking successively longer. The MSB settles in 85ns, thus determining the overall settling time of 85ns. Settling to 6-bit accuracy requires about 65 to 70ns. The output capacitance of the DAC-08 including the package is approximately 15pF, therefore the output RC time constant dominates settling time if R<sub>1</sub> > 500Ω.

Settling time and propagation delay are relatively insensitive


to logic input amplitude and rise and fall times, due to the high gain of the logic switches. Settling time also remains essentially constant for  $I_{\rm REF}$  values. The principal advantage of higher  $I_{\rm REF}$  values lies in the ability to attain a given output level with lower load resistors, thus reducing the output RC time constant.

Measurement of settling time requires the ability to accurately resolve  $\pm 4\mu A$ , therefore a  $1k\Omega$  load is needed to provide adequate drive for most oscilloscopes. The settling time fixture shown in schematic labelled "Settling Time Measurement" uses a cascode design to permit driving a  $1k\Omega$  load with less than 5pF of parasitic capacitance at the measurement node. At  $I_{REF}$  values of less than 1.0mA, excessive RC damping of the output is difficult to prevent while maintaining adequate sensitivity. However, the major carry from 01111111 to 10000000 provides an accurate indicator of settling time. This code change does not require the normal 6.2 time constants to settle to within  $\pm 0.2\%$  of the final value, and thus settling times may be observed at lower values of  $I_{REF}$ .

DAC-08 switching transients or "glitches" are very low and may be further reduced by small capacitive loads at the output at a minor sacrifice in settling time.

Fastest operation can be obtained by using short leads, minimizing output capacitance and load resistor values, and by adequate bypassing at the supply, reference and  $V_{LC}$  terminals. Supplies do not require large electrolytic bypass capacitors as the supply current drain is independent of input logic states;  $0.1\mu F$  capacitors at the supply pins provide full transient protection.

#### SETTLING TIME MEASUREMENT



11