
Features

- Low Power
 - 25 mA Maximum (Active) 30 µA Maximum (Standby)
- 3.3 V ± 10% Supply
- Fully Static: No Clock Required
- Two Control Inputs (CE and OE)
- TTL Compatible inputs and Outputs
- 28-Pin SOIC Surface Mount Packages
- JEDEC Pinout

Block Diagram



Description

The AT38LV256 is a high performance CMOS static Random Access Memory. Its 256K of memory is organized as 32768 words by eight bits. Manufactured with an advanced CMOS technology, the AT38LV256 offers access times down to 70 ns. When the AT38LV256 is deselected, the standby current is just 30 µA.

The AT38LV256 powers down to the standby mode when deselected (CE is HIGH). The I/O pins remain in the high impedance state unless the chip is selected (CE is LOW), the outputs are enabled (OE is LOW), and Write Enable is not active (WE is HIGH).

The A 13st V256 is completely TTL compatible and requires a single 3.3-volt power supply. The device is fully static and does not need any clocks or refresh control signals for operation.

Pin Configurations

	9
Pin Name	Function
A0-A14	Addresses
I/O ₁ -I/O ₈	Outputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
Vcc, GND	Power, Ground

	S	OIC	Тор	Vie	ew 1	,
A14	Н	1	_	28	h	vcc
A12	Б	2		27	Б	WE
A7	а	3 4		27 26	5	A13
	Ь	4		25	Ь	
A6 A5 A4 A3	d	5		25 24 23 22 21	Þ	A8 A9
A4	d	6		23		A11
A3	d	7		22		Œ
A2	ㅁ	8		21		A10
A1	ᅥ	9		20		CE
A0	₫	10		19		1/08
VO1	₫	11		18		VO7
VO2	þ	12		17	Þ	I/O6
1/03		13		16	Þ	VO5
GND	q	14		15	annannannanaa	VO4

256K (32K x 8) Low Voltage CMOS SRAM

Preliminary





Absolute Maximum Ratings*

Temperature Under Bias	55° C to 125° C
Storage Temperature	65° C to 150° C
All Input Voltages (including NC Pins) with Respect to Ground	0.3 V ⁽¹⁾ to V _{CC} + 0.3 V
All Output Voltages with Respect to Ground	0.3 V ⁽¹⁾ to Vcc + 0.3 V
Maximum Supply Voltage	+7.0 V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note

 Minimum input voltages are -3.5 V for pulse width less than 20 ns.

Device Operation

READ: When \overline{CE} is LOW, \overline{OE} is LOW, and \overline{WE} is HIGH, the eight bits of data stored at the memory location determined by the address input (pins A₀ through A₁₄) are inserted on the data outputs (pins I/O₁ through I/O₈).

WRITE: When \overline{CE} is LOW and \overline{WE} is LOW, the eight bits of data placed on the input pins (I/O₁ through I/O₈) are stored at the memory location determined by the address input (pins A₀ through A₁₄).

Operating Modes

MODE\PIN	CE	ŌĒ	WE	I/O
Read	L	L	Н	Dout
Write	L	X ⁽¹⁾	L	Din
Standby (Not Selected)	Н	х	Х	High Z
Output Disable (High Impedance)	Х	Н	Х	High Z

Note: 1. X can be L (Low) or H (High)

D.C. and A.C. Operating Range

	AT38LV256
Operating Temperature (Ambient) Commercial	0°C - 70°C
Vcc Power Supply	3.3 V ± 10%

D.C. and Operating Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
lu	Input Load Current	VIN = 0 to VCC			2	μΑ
llo	Output Leakage Current	<u>CE</u> = 2.2 V to V _{CC} + 0.3 V or <u>OE</u> = 2.2 V to V _{CC} + 0.3 V or <u>WE</u> = -0.3 V to 0.8 V V _{I/O} = 0 to V _{CC}			30	μА
ISB1	Standby Current (CMOS)	CE ≥ V _{CC} - 0.2 V, V _{IN} = (V _{CC} - 0.2 V) or ≤ 0.2 V			30	μА
ISB2	Standby Current (TTL)	CE = 2.2 V to Vcc +0.3 V, VIN = VIL or VIH			2.5	mA
Icc	Vcc Active Current (TTL)	CE = -0.3 V to 0.5 V, lout = 0 mA, min cycle			25	mA
V _{IL} ⁽¹⁾	Input Low Voltage		-0.3 ⁽²⁾		0.5	٧
V _{IH} ⁽¹⁾	Input High Voltage		2.2 V		Vcc + 0.3	٧
VoL	Output Low Voltage	I _{OL} = 1.0 mA			0.4	٧
Vон	Output High Voltage	I _{OH} = -0.5 mA	2.4			٧

Note: 1. These are voltages with repect to device GND.

2. $V_{IL} = -3.0 \text{ V}$ for pulse width less than 20 ns.


Pin Capacitance $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

Symbol	Parameter	Conditions	Min	Max	Units
Соит	Input/Output Capacitance	Vout = 0 V		10	pF
Cin	Input Capacitance	VIN = 0 V		10	pF

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

Output Test Load

Figure 1



Item	Condition
Input pulse "High" level	VIH = 3.0 V
Input pulse "Low" level	VIL = 0 V
Input rise time	t _R = 5 ns
Input fall time	t _F = 5 ns
Input and output reference level	1.5 V
Output load	See Figure 1

Notes: 1. Capacitance Load includes scope and jig capacitances.

2. For tooe, tooe, tood, tood, twoe, twod.





A.C. Characteristics for Read


		AT38L	AT38LV256-70		AT38LV256-12	
Symbol	Parameter	Min	Max	Min	Max	Units
tac	Read Cycle Time	70		120		ns
tacc	Address Access Time		70		120	ns
tCE	CE Access Time		70		120	ns
toE	OE Access Time		35		60	ns
tон	Output Hold Time	10		10		ns
tcoe (1)	CE Output Enable Time	10		10		ns
tooe (1)	OE Output Enable Time	5		5		ns
tcop (1)	CE Output Disable Time		30		40	ns
toop (1)	OE Output Disable Time		30		40	ns

A.C. Characteristics for Write


		AT38L	AT38LV256-70		AT38LV256-12	
Symbol	Parameter	Min	Мах	Min	Max	Units
twc	Write Cycle Time	70		120		ns
tas	Address Setup Time	0		0		ns
twp	Write Pulse Width	45		100		ns
tcw	CE Setup Time	70	-	110		ns
twn	Write Recovery Time	5		5		ns
tos	Data Setup Time	30		70		ns
tDH	Data Hold Time	0		0		ns
twoe (1)	WE Output Enable Time	10		10		ns
twop (1)	WE Output Disable Time		30		40	ns

Note: 1. Transition is measured by ± 500 mV from the normal state with the output test load circuit, condition 2. This parameter is sampled and is not 100% tested.

A.C. Waveforms for Read Cycle (1)




A.C. Waveforms for Write Cycle 1 (WE Write) (6)





A.C. Waveforms for Write Cycle 2 (WE Write) (6)



- During a Read Cycle, WE should be HIGH.
 During this period, I/O pins are in the output state.
- 3. A Write occurs when \overline{CE} and \overline{WE} are LOW at the same time. A Write begins at the latest transition among $\overline{\text{CE}}$ going LOW, and WE going LOW.
 - A Write ends at the earliest transition among $\overline{\text{CE}}$ going HIGH, and WE going HIGH.
 - twp is measured from the beginning of Write to the end of Write.
- 4. tcw is measured from the later of \overline{CE} going LOW or going HIGH to the end of Write.
- 5. If CE or OE is HIGH, or WE is LOW, DOUT goes to a high impedance state.
- 6. During a write cycle, $\overline{OE} = V_{IH}$ or V_{IL} .
- 7. Dour is equal to the Input Data written during the same cycle.

Ordering Information

tacc (ns)	Icc ((mA) Standby	Ordering Code	Package	Operation Range
70	25	0.03	AT38LV256-70RC	28R	Commercial (0° to 70°C)
120	25	0.03	AT38LV256-12RC	28R	Commercial (0° to 70°C)

	Package Type
28R	28 Lead, 0.330" Wide, Plastic Gull Wing Small Outline (SOIC)



