
3.3V 2M×8/1M×16 CMOS synchronous DRAM

Features

- Organization:
 - 1,048,576 words \times 8 bits \times 2 banks (2M \times 8) 524,288 words \times 16 bits \times 2 banks (1M \times 16)
- All signals referenced to positive edge of clock
- Dual internal banks controlled by A11 (bank select)
- High speed
 - 125/100/83 MHz
 - 6/7/8.5 ns clock access time
- Low power consumption
- Active: 576 mW maxStandby: 7.2 mW max, CMOS I/O
- 4096 refresh cycles, 64 ms refresh interval
- Auto refresh and self refresh

Pin arrangement



- Automatic and direct precharge
- Burst read, single write
- Can assert random column address in every cycle
- LVTTL compatible I/O
- 3.3V power supply
- JEDEC standard package, pinout and function
 - 400 mil, 44-pin TSOP II (2M×8)
- 400 mil, 50-pin TSOP II (1M×16)
- Read/write data masking
- Programmable burst length (1/2/4/8/full page)
- Programmable burst sequence (sequential/interleaved)
- Programmable CAS latency (1/2/3)

Pin designation

Pin(s)	Description
DQM (2M×8) UDQM/LDQM (1M×16)	Output disable/write mask
A0 to A10	Address inputs
A11	Bank select
DQ0 to DQ7 (2M×8) DQ0 to DQ15 (1M×16)	Input/output
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
CS	Chip select
$V_{\rm CC}$, $V_{\rm CCQ}$	Power $(3.3V \pm 0.3V)$
V _{SS} , V _{SSQ}	Ground
CLK	Clock input
CKE	Clock enable

Selection guide

	Symbol	AS4LC2M8S0-8	AS4LC2M8S0-10	AS4LC2M8S0-12	Unit
Bus frequency $(CL = 3)$	f_{max}	125	100	83.3	MHz
Maximum clock access time $(CL = 3)$	t _{AC}	6	7	8.5	ns
Minimum input setup time	t_S	2	2	3.0	ns
Minimum input hold time	t_{H}	1.0	1.0	1.0	ns
Row cycle time (CL=3, BL=1)	t_{RC}	72	80	90	ns
Maximum operating current	I_{CC1}	100	80	75	mA
Maximum CMOS standby current, self refresh	I_{CC6}	1	1	1	mA



Functional description

The AS4LC2M8S0 and AS4LC1M16S0 are high performance 16 megabit CMOS Synchronous Dynamic Random Access Memories (SDRAM) organized as 1,048,576 words × 8 bits × 2 banks and 524,288 words × 16 bits × 2 banks, respectively. Very high bandwidth is achieved using a pipelined architecture where all inputs and outputs are referenced to the rising edge of a common clock. Programmable burst mode can be used to read up to a full page of data (512 bytes for 2M×8 and 256 bytes for 1M×16) without selecting a new column address.

The two internal banks can be alternately accessed (read or write) at the maximum clock frequency for seamless interleaving operations. This provides a significant advantage over asynchronous EDO and fast page mode devices.

This SDRAM product also features a programmable mode register, allowing users to select read latency as well as burst length and type (sequential or interleaved). Lower latency improves first data access in terms of CLK cycles, while higher latency improves maximum frequency of operation. This feature enables flexible performance optimization for a variety of applications.

DRAM commands and functions are decoded from control inputs. Basic commands are as follows:

- Mode register set
- De-activate bank
- Deactivate all banks
- Select row, activate bank


- Select column, write
- · Select column, read
- Deselect, power down
- CBR refresh

• Self refresh

Both devices are available in 400 mil plastic TSOP type 2 package. The AS4LC2M8SO has 44 pins, and the AS4LC1M16SO has 50 pins. Both devices operate with a power supply of 3.3V ± 0.3V. Multiple power and ground pins are provided for low switching noise and EMI. Inputs and outputs are LVTTL compatible.

Logic block diagram

• Auto precharge with read/write



[†] For AS4LC1M16S0, Banks A & B will read 1M×16 (1024×256×16).



D .			4.5	1555
Recommend	led	\circ	peratina	conditions
		_	90.09	contamono

Parameter	Symbol	Min	Nominal	Max	Unit
Cumply voltage	V_{CC}, V_{CCQ}	3.0	3.3	3.6	V
Supply voltage	GND	0.0	0.0	0.0	V
Input voltage	V _{IH}	2.0	-	$V_{CC} + 0.3$	V
Input voltage	$V_{\rm IL}$	-0.3^{\dagger}	_	0.8	V
Output valtage [‡]	V _{OH}	2.4	-	-	V
Output voltage [‡]	V _{OL}	_	_	0.4	V
Ambient operating temperature	T _A	0		70	°C

 $^{^{\}dagger}V_{IL}$ min = -1.5V for pulse widths less than 5 ns.

Recommended operating conditions apply throughout this document unless otherwise specified.

Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Input voltage	$V_{\rm in}, V_{\rm out}$	-1.0	+4.6	V
Power supply voltage	V_{CC}, V_{CCQ}	-1.0	+4.6	V
Storage temperature (plastic)	T_{STG}	-55	+150	°C
Power dissipation	P_{D}	_	1	W
Short circuit output current	I _{out}	-	50	mA

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

 $^{^{\}ddagger}I_{OH}$ = -2mA, and I_{OL} = 2mA



DC electrical characteristics

				-	8	-1	10	-]	12		
Parameter	Symbol	Test conditions	•	Min	Max	Min	Max	Min	Max	Unit	Notes
Input leakage current	I_{IL}	$0V \le V_{in} \le V_{CC}$, Pins not under test = $0V$		-5	+5	-5	+5	-5	+5	μA	
Output leakage current	I_{OL}	D_{OUT} disabled, $0V \le V_{out} \le V_{CCQ}$		-5	+5	-5	+5	-5	+5	μΑ	
Operating current (one bank active)	I _{CC1}	$t_{RC} \ge min$, $IOL = 0mA$, burst length = 1		-	100	-	80	-	75	mA	1
Precharge standby current	I _{CC2P}	$CKE \le V_{IL}(max)$, $t_{CK} = 15$ ns		_	2.0	-	2.0	_	2.0	mA	
(power down mode)	I _{CC2PS}	CKE & CLK \leq V _{IL} (max), t _{CK} = ∞		_	2.0	-	2.0	_	2.0	mA	
Precharge standby current	$CS \geq V_{IH}(min), \ CKE \geq V_{IH}(min),$ and by current $I_{CC2N} \qquad t_{CC} = 15 \ ns; \ input \ signals \ changed$ once during 30 ns			-	20	-	20	-	20	mA	
(non-power-down mode) I _{CC2N}		$\begin{aligned} & \text{CLK} \leq V_{IL}(\text{max}), \text{ CKE} \geq V_{IH}(\text{min}), \\ & t_{CK} = \infty; \text{ input signals stable} \end{aligned}$		-	6	1	6	-	6	mA	
Active standby current	I_{CC3P}	$CKE \le V_{IL}(max)$, $t_{CK} = 15 \text{ ns}$		-	2	-	2	_	2	mA	
(power down mode)	I _{CC3PS}	CLK, CKE $\leq V_{IL}(max)$, $t_{CK} = \infty$		-	2	-	2	_	2	mA	
Active standby current (non power down mode,	I _{CC3N}	$\begin{split} & \text{CKE} \geq V_{IH}(\text{min}), \ \overline{\text{CS}} \geq V_{IH}(\text{min}), \\ & t_{CK} = 15 \text{ ns; input signals changed} \\ & \text{once during } 30 \text{ ns} \end{split}$		-	35	-	27	-	27	mA	
one bank active)	I _{CC3NS}	$\begin{split} & \text{CKE} \geq V_{\text{IH}}(\text{min}), \text{ CLK} \geq V_{\text{IL}}(\text{max}), \\ & t_{\text{CK}} = \infty; \text{ input signals stable} \end{split}$		-	12	ı	10	-	10	mA	
		$I_{OL} = 0 \text{ mA}$	CL =3	-	130	-	120	-	110		
Operating current (burst mode)	I_{CC4}	Page burst All banks activated	CL =2	-	95	-	85	_	80	mA	1,2
(burst mode)		$t_{CCD} = t_{CCD}(min)$	CL =1	-	70	-	60	-	55		
Refresh current	I _{CC5}	$t_{RC} \ge t_{RC}(min)$		_	70	-	65	_	65	mA	3
Calf naturals assument		CVE < 0.9 V		_	2	-	2	_	2	mA	
Self refresh current ICC6		CKE ≤ 0.2 V		-	1	-	1		1	mA	4

CL = CAS latency

¹ This parameter depends on output loading and cycle rates. Measured with outputs open, inputs only change one time during t_{CK} (min).

 $^{2 \}quad \text{Assumed } t_{CCD} \text{ (min)} \\$

³ Refresh period = 64ms.

⁴ Low power version



AC parameters common to all waveforms

		CAS		-8	-	-10	-	-12		
Symbol	Parameter	latency	Min	Max	Min	Max	Min	Max	Unit	Notes
t _{RRD}	Row active to row active delay		16	-	20	-	24	-	ns	1
t _{RCD}	RAS to CAS delay time		20	-	26	_	30	-	ns	1
t _{RP}	Row precharge		20	-	26	-	30	-	ns	1
t _{RAS}	Row active		48	100,000	50	100,000	60	100,000	ns	1
t_{RC}	Row cycle time		72	-	80	-	90	-	ns	1
t_{CDL}	Last data in to new column address delay		1	-	1	-	1	-	CLK	2
t _{RDL}	Last data in to row precharge		1	-	1	-	1	-	CLK	2
t _{BDL}	Last data in to burst stop		1	-	1	-	1	-	CLK	2
t_{CCD}	Column address to column address delay		1	-	1	-	1	-	CLK	3
		3	8	1000	10	1000	12	1000		4
t_{CK}	CLK cycle time	2	10	1000	14	1000	15	1000	ns	4
		1	20	1000	28	1000	30	1000	•	4
		3	-	6	-	7	-	8.5		4,5
t_{AC}	CLK to valid output delay	2	-	6	-	8.5	-	9.0	ns	4,5
		1	-	16	-	23	-	25		4,5
		3	3	=	3	-	3	-		
t_{OH}	Output data hold time	2	3	=	3	-	3	-	ns	
		1	3	=	3	-	3	-		
t_{CH}	CLK high pulse width		3	=	3.5	-	4	-	ns	6
t_{CL}	CLK low pulse width		3	=	3.5	-	4	-	ns	6
t_S	Input setup time		2	=	2	-	3	-	ns	6
t _H	Input hold time		1	-	1	-	1	-	ns	6
t_{SLZ}	CLK to output in low Z	1	1	_	1	-	1	-	ns	5
		3	3	6	-	8	-	8		
t_{SHZ}	CLK to output in high Z	2	3	7	-	11	-	11	ns	
		1	3	15	-	18	-	18		

Minimum clock cycles = (Minimum time / clock cycle time) rounded up

² Minimum delay required to complete write.

³ Column address change allowed every cycle.

⁴ Parameters dependent on CAS latency.

⁵ If clock rising time > 1ns, (tr/2-0.5)ns should be added to parameter.

⁶ If (tr and tf) > 1ns, [(tr+tf)/2-1]ns should be added to parameter.



C	pera	ting	mod	es

Command			CKE _{n-1}	CKE _n	CS	RAS	CAS	WE	DQM	A11	A10	A9-A0	Note	
	Mode re	gister set	Н	X	L	L	L	L	X		Ор сос	de	1,2	
	Auto ref	fresh	Н	Н	L	L	L	Н	X		X		3	
		Entry	Н	L	L	L	L	Н	X		X		3	
	Self refresh	Г.,	T		L	Н	Н	Н	X		X		3	
	Terresir	Exit	L	Н	Н	X	X	X	X		X		3	
Bank activa	ite		Н	X	L	L	Н	Н	X	V	row	address		
D 1	Auto pre	echarge disable	7.7	v					V	***	L	column	4	
Read	Auto pre	echarge enable	— Н	X	L	Н	Н	L	Н	X	V	Н	address	4,5
****	Auto pre	echarge disable	7.7	v			Ţ	т.	V	***	L	column	4	
Write	Auto pre	echarge enable	— Н	X	L	Н	L	L	X	V	Н	address	4,5	
Burst stop			Н	X	L	Н	Н	L	X		X		6	
Selected bank		7.7	v		т.	7.7	т.	V	V	L	- x			
Precharge	Both bar	nks	— Н	X	L	L	Н	L	X	X	Н	Λ		
	_	г. п	Н	T	Н	X	X	X	X					
Clock suspe		Entry	п	L	L	V	V	V	X	_	X			
active power down Exit		L	Н	X	X	X	X	X	_					
		Entw	Н	ī	Н	X	X	X	X					
Precharge p	power	Entry	п	L	L	Н	Н	Н	X	_	X			
down mod	le	F	T	11	Н	X	X	X	X	_	Λ			
		Exit	L	Н	L	V	V	V	X	_				
DQM			Н	X	X	X	X	X	V	X	X	X	7	
No operation	on		TT	v	Н	X	X	X	X		V			
command		Н	X	L	Н	Н	Н	Х	_	X				

OP = operation code A0~A11 see page 8

- 2 MRS can be issued only when both banks are precharged. A new command can be issued 2 clock cycles after MRS.
- 3 Auto refresh functions similarly to CBR DRAM refresh. However, precharge is automatic. Auto/self refresh can only be issued after both banks are precharged.
- 4 A11: bank select address. If low during read, write, row active and precharge, bank A is selected.

 If high during those states, bank B is selected. Both banks are selected and A11 is ignored if A10 is high during row precharge.
- 5 A new read/write command cannot be issued during a burst read/write with auto precharge.

 It must be issued after the end of the burst. A new row active command can be issued after t_{RP} from the end of the burst.
- 6 Burst stop command valid at every burst length.
- 7 DQM sampled at positive edge of CLK. Data-in may be masked at every CLK (Write DQM latency is 0). Data-out mask is active 2 CLK cycles after issuance. (Read DQM latency is 2).



Mode register fields

Register programmed with MRS

Address	A11~A10	A9	A8	A7	A6	A5	A4	А3	A2	A1	A0	
Function	$ m RFU^{\dagger}$	WBL	TM		CAS latency			BT	bu	ırst lengt	h	

 † RFU = 0 during MRS cycle.

Write burst length

A9 Length

0 Programmed burst length

1 Single burst

Test mode

A8	A7	Туре
0	0	Mode register set
0	1	Reserved
1	0	Reserved
1	1	Reserved

CAS latency

A6	A5	A4	Latency
0	0	0	Reserved
0	0	1	1
0	1	0	2
0	1	1	3
1	X	X	Reserved

Burst type

A3	Type
0	Sequential
1	Interleaved

Burst length

A2	A1	A0	BT = 0	BT = 1	
0	0	0	1	1	_
0	0	1	2	2	
0	1	0	4	4	
0	1	1	8	8	
1	X	X	Reserved [†]	Reserved	_

 $^{^{\}dagger}$ Burst length = full page when A2~A0 = 1.

Burst sequence

(burst length = 4)

Initial address

A1	A0	Sequential				Inter	leave		
0	0	0	1	2	3	0	1	2	3
0	1	1	2	3	0	1	0	3	2
1	0	2	3	0	1	2	3	0	1
1	1	3	0	1	2	3	2	1	0



								7										
Burst sec	quence														(b	urst le	ength	= 8)
	Initial address	S																
A2	A1	A0				Sequ	ential							Inter	leave			
0	0	0	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
0	0	1	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6
0	1	0	2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5
0	1	1	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4
1	0	0	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3
1	0	1	5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2
1	1	0	6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1
1	1	1	7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0

Pin descriptions

Pin	Name	Description
CLK	System clock	All operations synchronized to rising edge of CLK.
CKE	Clock enable	Controls CLK input. If CKE is high, the next CLK rising edge is valid. If CKE is low, the internal clock is suspended from the next clock cycle and the burst address and output states are frozen. If both banks are idle and CKE goes low, the SDRAM will enter power down mode from the next clock cycle. When in power down mode and CKE is low, no input commands will be acknowledged. To exit power down mode, raise CKE high before the rising edge of CLK.
CS	Chip select	Enables or disables device operation by masking or enabling all inputs except CLK, CKE, DQM.
A0~A10	Address	Row and column addresses are multiplexed. Row address: A0~A10. Column address (2M×8): A0~A8. Column address (1Mx16): A0~A7.
A11	Bank select	Memory cell array is organized in 2 banks. A11 selects which internal bank will be active. A11 is latched during bank activate, read, write, mode register set, and precharge operations. Asserting A11 low selects Bank A; A11 high selects Bank B.
RAS	Row address strobe	Enables row access and precharge operation. When \overline{RAS} is low, row address is latched at the rising edge of CLK.
CAS	Column address strobe	Enables column access. When $\overline{\text{CAS}}$ is low, column address is latched at the rising edge of CLK.
WE	Write enable	Enables write operation and row precharge operation. When \overline{WE} is low, input data is latched starting from \overline{CAS} .
DQM	Output disable/ write mask	Controls I/O buffers. When DQM is high, output buffers are disabled during a read operation and input data is masked during a write operation. DQM latency is 2 clocks for Read and 0 clocks for Write.
DQ0~DQ15	Data input/output	Data inputs/outputs are multiplexed.
$V_{\rm DD}/V_{\rm SS}$	Power supply/ground	Power and ground for core logic and input buffers.
$V_{\rm DDQ}/V_{\rm SSQ}$	Data output power/ground	Power and ground for data output buffers.


-							
D	evi	CE	\cap	ne	ra	tıa	nn.
_	U 1 .	CC	~	\sim			9

Command	Pin settings	Description
		The following sequence is recommended prior to normal operation.
Power up		 Apply power, start clock, and assert CKE and DQM high. All other signals are NOP. After power-up, pause for a minimum of 200μs. CKE/DQM = high; all others NOP. Precharge both banks. Perform Mode Register Set command to initialize mode register. Perform a minimum of 8 auto refresh cycles to stabilize internal circuitry. (Steps 4 and 5 may be interchanged.)
Mode register set	$\overline{\text{CS}} = \overline{\text{RAS}} = \overline{\text{CAS}} = \overline{\text{WE}} = 1$ low; $A0 \sim A11 = \text{opcode}$	The mode register stores the user selected opcode for the SDRAM operating modes. The CAS latency, burst length, burst type, test mode and other vendor specific functions are selected/programmed during the Mode Register Set command cycle. The default setting of the mode register is not defined after power-up. Therefore, it is recommended that the power-up and mode register set cycle be executed prior to normal SDRAM operation. Refer to the Mode Register Set table and timing for details.
Device deselect and no operation	CS = high	The SDRAM performs a "no operation" (NOP) when \overline{RAS} , \overline{CAS} , and \overline{WE} = high. Since the NOP performs no operation, it may be used as a wait state in performing normal SDRAM functions. The SDRAM is deselected when \overline{CS} is high. \overline{CS} high disables the command decoder such that \overline{RAS} , \overline{CAS} , \overline{WE} and address inputs are ignored. Device deselection is also considered a NOP.
Bank activation	$\overline{\text{CS}} = \overline{\text{RAS}} = \text{low}; \overline{\text{CAS}} = \overline{\text{WE}}$ = high; A0~A10 = row address; A11 = bank select	The SDRAM is configured with two internal banks. Use the Bank Activate command to select a row in one of the two idle banks. Initiate a read or write operation after $t_{RCD}(\text{min})$ from the time of bank activation.
Burst read	$\overline{\text{CS}} = \overline{\text{CAS}} = \text{A10} = \text{low};$ $\overline{\text{RAS}} = \overline{\text{WE}} = \text{high}; \text{A11} = \text{bank select}, \text{A0}{\sim}\text{A8} = \text{column address}; \text{(A9} = \text{don't care for 2M}{\times}\text{8};$ $A8,A9 = \text{don't care for 1M}{\times}\text{16})$	Use the Burst Read command to access a consecutive burst of data from an active row in an active bank. Burst read can be initiated on any column address of an active row. The burst length, sequence and latency are determined by the mode register setting. The first output data appears after the $\overline{\text{CAS}}$ latency from the read command. The output goes into a high impedance state at the end of the burst (BL = 1,2,4,8) unless a new burst read is initiated to form a gapless output data stream. Terminate the burst with a burst stop command, precharge command to the same bank or another burst read/write
Burst write	$\overline{\text{CS}} = \overline{\text{CAS}} = \overline{\text{WE}} = \text{A10} = \text{low}; \overline{\text{RAS}} = \text{high}; A0 \sim A9 = \text{column address}; (A9 = \text{don't care for } 2\text{M} \times 8; A8, A9 = \text{don't care for } 1\text{M} \times 16)$	Use the Burst Write command to write data into the SDRAM on consecutive clock cycles to adjacent column addresses. The burst length and addressing mode is determined by the mode register opcode. Input the initial write address in the same clock cycle as the Burst Write command. Terminate the burst with a burst stop command, precharge command to the same bank or another burst read/write. DQM can also be used to mask the input data.
DQM operation		Use DQM to mask input and output data. It disables the output buffers in a read operation and masks input data in a write operation. The output data is invalid 2 clocks after DQM assertion (2 clock latency). Input data is masked on the same clock as DQM assertion (0 clock latency).
Burst stop	$ \frac{CS = WE = low; RAS = \overline{CAS}}{= high} $	Use burst stop to terminate burst operation. This command may be used to terminate all legal burst lengths.



Command	Pin settings	Description
Bank precharge	$\overline{\text{CS}} = \overline{\text{A10}} = \overline{\text{RAS}} = \overline{\text{WE}} = \text{low}; \overline{\text{CAS}} = \text{high}; A11 = \text{bank select}; A0~A9 = \text{don't care}$	The Bank Precharge command precharges the bank specified by A11. The precharged bank is switched from active to idle state and is ready to be activated again. Assert the precharge command after t_{RAS} (min) of the bank activate command in the specified bank. The precharge operation requires a time of t_{RP} (min) to complete.
Precharge all	$\overline{CS} = \overline{RAS} = \overline{WE} = low; \overline{CAS}$ = A10 = high; A11 = bank select; A0~A9 = don't care	The Precharge All command precharges both banks simultaneously. Both banks are switched to the idle state on precharge completion.
Auto precharge	$\overline{\text{CS}} = \overline{\text{CAS}} = \overline{\text{WE}} \text{ (write)} = \text{low; } \overline{\text{RAS}} = \overline{\text{WE}} \text{ (read)} = \text{A10} = \text{high; A11} = \text{bank select; A0}{\sim} A9 = \text{column address; (A9 = don't care for 2M}{\sim} 8; A8, A9 = \text{don't care for 1M}{\sim} 16)$	During auto precharge, the SDRAM adjusts internal timing to satisfy t_{RAS} (min) and t_{RP} for the programmed $\overline{\text{CAS}}$ latency and burst length. Couple the auto precharge with a burst read/write operation by asserting A10 to a high state at the same time the burst read/write commands are issued. At auto precharge completion, the specified bank is switched from active to idle state. Note that no new commands can be issued until the specified bank achieves the idle state
Clock suspend/ power down mode entry	CKE = low	When CKE is low, the internal clock is frozen or suspended from the next clock cycle and the state of the output and burst address are frozen. If both banks are idle and CKE goes low, the SDRAM enters power down mode at the next clock cycle. When in power down mode, no input commands are acknowledged as long as CKE remains low. To exit power down mode, raise CKE high before the rising edge of CLK.
Clock suspend/ power down mode exit	CKE = high	Resume internal clock operation by asserting CKE high before the rising edge of CLK. Subsequent commands can be issued one clock cycle after the end of the Exit command.
Auto refresh	CS = RAS = CAS = low; WE = $CKE = high; A0\sim A11 = don't care$	SDRAM storage cells must be refreshed every 64ms to maintain data integrity. Use the Auto Refresh command to accomplish the refreshing of all rows in both banks of the SDRAM. The row address is provided by an internal counter which increments automatically. Auto refresh can only be asserted when both banks are idle and the device is not in the power down mode. The time required to complete the auto refresh operation is $t_{\rm RC}({\rm min})$. Use NOPs in the interim until the auto refresh operation is complete. This is the most common refresh mode. It is typically performed once every 15.6us or in a burst of 4096 auto refresh cycles every 64ms. Both banks will be in the idle state after this operation.
Self refresh	CS = RAS = CAS = CKE = low; WE = high; A0~A11 = don't care	Self refresh is another mode for refreshing SDRAM cells. In this mode, refresh address and timing are provided internally. Self refresh entry is allowed only when both banks are idle. The internal clock and all input buffers with the exception of CKE are disabled in this mode. Exit self refresh by restarting the external clock and then asserting CKE high. NOP's must follow for a time of $t_{RC}(min)$ for the SDRAM to reach the idle state where normal operation is allowed. If burst auto refresh is used in normal operation, burst 4096 auto refresh cycles immediately after exiting self refresh.

Mode register set command waveform




MRS can be issued only when both banks are idle.


Precharge waveforms

Precharge can be asserted after t_{RAS} (min). The selected bank will enter the idle state after t_{RP} . The earliest assertion of the precharge command without losing any burst data is show below.

(normal write; BL = 4)




(normal read; BL = 4)







Auto precharge waveforms

A10 controls the selection of auto precharge during the read or write command cycle.






(read with auto precharge; BL = 4)




*The row active command of the precharge bank can be issued after t_{RP} from this point. The new read/write command of another activated bank can be issued from this point. At burst read/write with auto precharge, CAS interrupt of the same/another bank is illegal.


Clock suspension read waveforms

(BL = 8)





Clock suspension write waveforms



D6

D4

DQ

-(D1)(


D2

D3




Read/write interrupt timing

read interrupted by read (BL = 4)



 $t_{CCD} = \overline{CAS}$ to \overline{CAS} delay (= 1 CLK)


write interrupted by write (BL = 4)



 $t_{CCD} = \overline{CAS}$ to \overline{CAS} delay (= 1 CLK)


 $t_{CDL} = last \ address \ in \ to \ new \ column \ address \ delay \ (= 1 \ CLK)$


write interrupted by read (BL = 4)




 $t_{CCD} = \overline{CAS}$ to \overline{CAS} delay (= 1 CLK)


 $t_{CDL} = last \ address \ in \ to \ new \ column \ address \ delay \ (= 1 \ CLK)$






To prevent bus contention, maintain a gap between data in and data out.






To prevent bus contention, maintain a gap between data in and data out.







To prevent bus contention, maintain a gap between data in and data out. \\


DQ

Burst termination

Burst operations may be terminated with a Read, Write, Burst Stop, or Precharge command. When Burst Stop is asserted during the read cycle, burst read data is terminated and the data bus goes to Hi-Z after CAS latency. When Burst Stop is asserted during the write cycle, burst write data is terminated and the databus goes to HI-Z simultaneously.

Burst stop command waveform







(CL = 1, 2, 3)


 D_3


Precharge termination

A Precharge command terminates a burst read/write operation during the read cycle. The same bank can be activated after meeting t_{RP}













Auto refresh waveform




Self refresh waveform





(CL = 3)




Enter power down mode by pulling CKE low.

All input/output buffers (except CKE buffer) are turned off in power down mode.

When CKE goes high, command input must be equal to no operation at next CLK rising edge.


Read/write waveform

(BL = 8, CL = 3)




Burst read/single write waveform

(BL = 4, CL = 3)




Interleaved bank read waveform

(BL = 4, CL = 3)



Interleaved bank read waveform

(BL = 4, CL = 3, Autoprecharge)




 $AP=internal\ precharge\ begins$




Interleaved bank read waveform


(BL = 8, CL = 3)



Interleaved bank read waveform

(BL = 8, CL = 3, Autoprecharge)





Write


Active

Interleaved bank write

Bank B

(BL = 8, Autoprecharge)


Precharge



AP = internal precharge begins



Package dimensions



	44-pin	TSOP II	50-pin TSOP II			
	Min	Max	Min	Max		
	(mm)	(mm)	(mm)	(mm)		
A	-	1.2		1.2		
A ₁	0.05	-	0.05			
A_2	0.95	1.05	0.95	1.05		
b	0.30	0.45	0.30	0.45		
С	0.127 (typical)	0.12	0.21		
D	18.28	18.54	20.85	21.05		
E	10.03	10.29	10.03	10.29		
H _e	11.56	11.96	11.56	11.96		
e	0.80 (t	ypical)	0.80 (t	ypical)		
l	0.40	0.60	0.40	0.60		

AC test conditions

- Input reference levels of $V_{IH}=2.4V$ and $V_{IL}=0.4V$ Output reference levels = 1.4V
- Input rise and fall times: 2 ns




Figure A: Equivalent output load

Capacitance 15

$f = 1 \text{ MHz}, T_{a} = 25$	$^{\circ}$ C, $V_{CC} = 3.3V$
M	T T 24

Parameter	Symbol	Signals	Max	Unit
Input conscitones	C _{IN1}	A0 to A11	4	pF
Input capacitance	C _{IN2}	DQM, RAS, CAS, WE, CS, CLK, CKE,	4	pF
I/O capacitance	$C_{\mathrm{I/O}}$	DQ0 to DQ7 (2M×8) DQ0 to DQ15 (1M×16)	5	pF

Ordering information

Package \1/ frequency	8 ns	10 ns	12 ns
TSOP II, 400 mil, 44-pin	AS4LC2M8S0-8TC	AS4LC2M8S0-10TC	AS4LC2M8SO-12TC
TSOP II, 400 mil, 50-pin	AS4LC1M16S0-8TC	AS4LC1M16S0-10TC	AS4LC1M16S0-12TC

Part numbering system					
AS4	LC	XXXS0	-XX	T	С
DRAM prefix	LC = 3.3V CMOS	Device number for synchronous DRAM	1/frequency	Package (device dependent): TSOP II 400 mil, 44 pin TSOP II 400 mil, 50 pin	Commercial temperature range, 0°C to 70 °C

