



# Preliminary Information

## X5001

### CPU Supervisor

#### FEATURES

- **200ms Power On Reset Delay**
- **Low Vcc Detection and Reset Assertion**
  - Five Standard Reset Threshold Voltages
  - Adjust Low Vcc Reset Threshold Voltage using special programming sequence
  - Reset Signal Valid to Vcc=1V
- **Selectable Nonvolatile Watchdog Timer**
  - 0.2, 0.6, 1.4 seconds
  - Off selection
  - Select settings through software
- **Long Battery Life With Low Power Consumption**
  - <50µA Max Standby Current, Watchdog On
  - <1µA Max Standby Current, Watchdog Off
- **2.7V to 5.5V Operation**
- **SPI Mode 0 interface**
- **Built-in Inadvertent Write Protection**
  - Power-Up/Power-Down Protection Circuitry
  - Watchdog Change Latch
- **High Reliability**
- **Available Packages**
  - 8-Lead TSSOP
  - 8-Lead SOIC
  - 8 Pin PDIP

#### DESCRIPTION


This device combines three popular functions, Power on Reset, Watchdog Timer, and Supply Voltage Supervision in one package. This combination lowers system cost, reduces board space requirements, and increases reliability.

The Watchdog Timer provides an independent protection mechanism for microcontrollers. During a system failure, the device will respond with a RESET signal after a selectable time-out interval. The user selects the interval from three preset values. Once selected, the interval does not change, even after cycling the power.

The user's system is protected from low voltage conditions by the device's low Vcc detection circuitry. When Vcc falls below the minimum Vcc trip point, the system is reset. RESET is asserted until Vcc returns to proper operating levels and stabilizes. Five industry standard V<sub>TRIP</sub> thresholds are available, however, Xicor's unique circuits allow the threshold to be reprogrammed to meet custom requirements or to fine-tune the threshold for applications requiring higher precision.

The device utilizes Xicor's proprietary Direct Write™ cell for the Watchdog Timer control bits and the V<sub>TRIP</sub> storage element, providing a minimum endurance of 100,000 write cycles and a minimum data retention of 100 years.

#### BLOCK DIAGRAM




7036 FRM 01

## PIN DESCRIPTION

PIN (SOIC/PDIP)	PIN TSSOP	Name	Function
1	1	$\overline{\text{CS/WDI}}$	<b>Chip Select Input.</b> CS HIGH, deselects the device and the SO output pin is at a high impedance state. Unless a nonvolatile write cycle is underway, the device will be in the standby power mode. CS LOW enables the device, placing it in the active power mode. Prior to the start of any operation after power up, a HIGH to LOW transition on CS is required <b>Watchdog Input.</b> A HIGH to LOW transition on the WDI pin restarts the Watchdog timer. The absence of a HIGH to LOW transition within the watchdog time-out period results in RESET/RESET going active.
2	2	SO	<b>Serial Output.</b> SO is a push/pull serial data output pin. A read cycle shifts data out on this pin. The falling edge of the serial clock (SCK) clocks the data out.
5	8	SI	<b>Serial Input.</b> SI is a serial data input pin. Input all opcodes, byte addresses, and memory data on this pin. The rising edge of the serial clock (SCK) latches the input data. Send all opcodes (Table 1), addresses and data MSB first.
6	9	SCK	<b>Serial Clock.</b> The Serial Clock controls the serial bus timing for data input and output. The rising edge of SCK latches in the opcode, address, or watchdog bits present on the SI pin. The falling edge of SCK changes the data output on the SO pin.
3	6	$V_{PE}$	<b><math>V_{TRIP}</math> Program Enable.</b> When $V_{PE}$ is LOW, the $V_{TRIP}$ point is fixed at the last valid programmed level. To readjust the $V_{TRIP}$ level, requires that the VPE pin be pulled to a high voltage (15-18V).
4	7	$V_{SS}$	<b>Ground</b>
8	14	$V_{CC}$	<b>Supply Voltage</b>
7	13	$\overline{\text{RESET}}$	<b>Reset Output.</b> RESET is an active LOW, open drain output which goes active whenever $V_{CC}$ falls below the minimum $V_{CC}$ sense level. It will remain active until $V_{CC}$ rises above the minimum $V_{CC}$ sense level for 200ms. RESET goes active if the Watchdog Timer is enabled and CS/WDI remains either HIGH or LOW longer than the selectable Watchdog time-out period. A falling edge of CS/WDI will reset the Watchdog Timer. RESET goes active on power up at 1V and remains active for 200ms after the power supply stabilizes.
	3-5,10-12	NC	No internal connections

Figure 1. PIN CONFIGURATION



---

## PRINCIPLES OF OPERATION

### POWER ON RESET

Application of power to the X5001 activates a Power On Reset Circuit. This circuit goes active at 1V and pulls the RESET/RESET pin active. This signal prevents the system microprocessor from starting to operate with insufficient voltage or prior to stabilization of the oscillator. When Vcc exceeds the device  $V_{TRIP}$  value for 200ms (nominal) the circuit releases RESET, allowing the processor to begin executing code.

### LOW VOLTAGE MONITORING

During operation, the X5001 monitors the Vcc level and asserts RESET if supply voltage falls below a preset minimum  $V_{TRIP}$ . The RESET signal prevents the microprocessor from operating in a power fail or brownout condition. The RESET signal remains active until the voltage drops below 1V. It also remains active until Vcc returns and exceeds  $V_{TRIP}$  for 200ms.

### WATCHDOG TIMER

The Watchdog Timer circuit monitors the microprocessor activity by monitoring the WDI input. The microprocessor must toggle the CS/WDI pin periodically to prevent a RESET signal. The CS/WDI pin must be toggled from HIGH to LOW prior to the expiration of the watchdog timeout period. The state of two nonvolatile control bits in the Watchdog Register determine the watchdog timer period.

### VCC THRESHOLD RESET PROCEDURE

The X5001 is shipped with a standard Vcc threshold ( $V_{TRIP}$ ) voltage. This value will not change over normal operating and storage conditions. However, in applications where the standard  $V_{TRIP}$  is not exactly right, or if higher precision is needed in the  $V_{TRIP}$  value, the X5001 threshold may be adjusted. The procedure is described

below, and requires the application of a high voltage control signal.

#### Setting the $V_{TRIP}$ Voltage

This procedure is used to set the  $V_{TRIP}$  to a higher voltage value. For example, if the current  $V_{TRIP}$  is 4.4V and the new  $V_{TRIP}$  is 4.6V, this procedure will directly make the change. If the new setting is to be lower than the current setting, then it is necessary to reset the trip point before setting the new value.


To set the new  $V_{TRIP}$  voltage, apply the desired  $V_{TRIP}$  threshold voltage to the Vcc pin and tie the WPE pin to the programming voltage Vp. Then a  $V_{TRIP}$  command sequence is sent to the device over the SPI interface. Clocking 02h, 00h, 01h (in order, and no more or less bits) and bringing CS HIGH initiates the  $V_{TRIP}$  programming sequence.

#### Resetting the $V_{TRIP}$ Voltage


This procedure is used to set the  $V_{TRIP}$  to a "native" voltage level. For example, if the current  $V_{TRIP}$  is 4.4V and the new  $V_{TRIP}$  must be 4.0V, then the  $V_{TRIP}$  must be reset. When  $V_{TRIP}$  is reset, the new  $V_{TRIP}$  is something less than 1.7V. This procedure must be used to set the voltage to a lower value.

To reset the  $V_{TRIP}$  voltage, apply greater than 3V to the Vcc pin and tie the WPE pin to the programming voltage Vp. Then a  $V_{TRIP}$  command sequence is sent to the device over the SPI interface. Clocking 02h, 00h, 03h (in order, and no more or less bits) and bringing CS HIGH initiates the  $V_{TRIP}$  programming sequence.

**Figure 2. Sample  $V_{TRIP}$  Reset Circuit**



**Figure 3. Set  $V_{TRIP}$  Level Sequence ( $V_{CC}$ =desired  $V_{TRIP}$  value.  $V_{PE}$  = 15-18V)**



**Figure 4. Reset  $V_{TRIP}$  Level Sequence ( $V_{CC}$  > 3V.  $V_{PE}$  = 15-18V)**





Figure 5. Vtrip Programming Sequence



## SPI INTERFACE

The device is designed to interface directly with the synchronous Serial Peripheral Interface (SPI) of many popular microcontroller families.

The device monitors the  $\overline{\text{CS}}/\text{WDI}$  line and asserts  $\overline{\text{RESET}}$  output if there is no activity within user selectable time-out period. The device also monitors the  $V_{\text{CC}}$  supply and asserts the  $\overline{\text{RESET}}$  if  $V_{\text{CC}}$  falls below a preset minimum ( $V_{\text{TRIP}}$ ). The device contains an 8-bit Watchdog Timer Register to control the watchdog time-out period. The current settings are accessed via the SI and SO pins.

All instructions (Table 1) and data are transferred MSB first. Data input on the SI line is latched on the first rising edge of SCK after CS goes LOW. Data is output on the SO line by the falling edge of SCK. SCK is static, allowing the user to stop the clock and then start it again to resume operations where left off.

### Watchdog Timer Register

7	6	5	4	3	2	1	0
0	0	0	WD <sub>1</sub>	WD <sub>0</sub>	0	0	0

### Watchdog Timer Control Bits

The Watchdog Timer Control bits, WD<sub>0</sub> and WD<sub>1</sub>, select the Watchdog Time-out Period. These nonvolatile bits are programmed with the Set Watchdog Timer (SWDT) instruction.

Watchdog Control Bits		Watchdog Time-out (Typical)
WD1	WD0	
0	0	1.4 Seconds
0	1	600 Milliseconds
1	0	200 Milliseconds
1	1	Disabled

### Write Watchdog Register Operation

Changing the Watchdog Timer Register is a two step process. First, the change must be enabled with by setting the Watchdog Change Latch (see below). This instruction is followed by the Set Watchdog Timer (SWDT) instruction, which includes the data to be written (Figure 5). Data bits 3 and 4 contain the Watchdog settings and data bits 0, 1, 2, 5, 6 and 7 must be "0".

### Watchdog Change Latch

The Watchdog Change Latch must be SET before a Write Watchdog Timer Operation is initiated. The Enable Watchdog Change (EWDC) instruction will set the latch and the Disable Watchdog Change (DWDC) instruction will reset the latch (See Figure 2.) This latch is automatically reset upon a power-up condition and after the completion of a valid nonvolatile write cycle.

### Read Watchdog Timer Register Operation

If there is not a nonvolatile write in progress, the Read Watchdog Timer instruction returns the setting of the watchdog timer control bits. The other bits are reserved and will return '0' when read. See Figure 3.

If a nonvolatile write is in progress, the Read Watchdog Timer Register Instruction returns a HIGH on SO. When the nonvolatile write cycle is completed, a separate Read Watchdog Timer instruction should be used to determine the current status of the Watchdog control bits.

### RESET Operation

The  $\overline{\text{RESET}}$  (X5001) output is designed to go LOW whenever  $V_{\text{CC}}$  has dropped below the minimum trip point and/or the Watchdog timer has reached its programmable time-out limit.

The  $\overline{\text{RESET}}$  output is an open drain output and requires a pull up resistor.

### Operational Notes

The device powers-up in the following state:

- The device is in the low power standby state.
- A HIGH to LOW transition on CS is required to enter an active state and receive an instruction.
- SO pin is high impedance.
- The Watchdog Change Latch is reset.
- The  $\overline{\text{RESET}}$  Signal is active for  $t_{\text{PURST}}$ .

### Data Protection

The following circuitry has been included to prevent inadvertent writes:

- A EWDC instruction must be issued to enable a change to the watchdog timeout setting.
- CS must come HIGH at the proper clock count in order to implement the requested changes to the watchdog timeout setting.


**Table 1. Instruction Set Definition**

Instruction Format	Instruction Name and Operation
0000 0110	<b>EWDC: Enable Watchdog Change Operation</b>
0000 0100	<b>DWDC: Disable Watchdog Change Operation</b>
0000 0001	<b>SWDT: Set Watchdog Timer control bits:</b> Instruction followed by contents of register: 000(WD <sub>1</sub> ) (WD <sub>0</sub> )000 See Watchdog Timer Settings and Figure 3.
0000 0101	<b>RWDT: Read Watchdog Timer control bits</b>


**Notes:** Instructions are shown with MSB in leftmost position. Instructions are transferred MSB first.

7038 FRM T03


**Figure 1. Read Watchdog Timer setting**




**Figure 2. Enable Watchdog Change/Disable Watchdog Change Sequence**




**Figure 3. Write Watchdog Timer Sequence**



**Figure 4. Read Nonvolatile Status (Option 1) (Used to determine end of Watchdog Timer store operation)**



**Figure 5. Read Nonvolatile Status (Option 2) (Used to determine end of Watchdog Timer store operation)**





### ABSOLUTE MAXIMUM RATINGS\*

Temperature under Bias .....-65°C to +135°C  
 Storage Temperature .....-65°C to +150°C  
 Voltage on any Pin with Respect to V<sub>SS</sub> .....-1.0V to +7V  
 D.C. Output Current.....5mA  
 Lead Temperature (Soldering, 10 seconds)..... 300°C

### RECOMMENDED OPERATING CONDITIONS

Temp	Min.	Max.
Commercial	0°C	+70°C

7036 FRM T07

### \*COMMENT

Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Voltage Option	Supply Voltage Limits
-2.7 or -2.7A	2.7V to 5.5V
-4.5 or -4.5A	4.5V to 5.5V

PT= Package, Temperature

### D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Limits			Units	Test Conditions
		Min.	Typ.	Max.		
I <sub>CC1</sub>	V <sub>CC</sub> Write Current (Active)			5	mA	SCK = V <sub>CC</sub> × 0.1/V <sub>CC</sub> × 0.9 @ 5MHz, SO = Open
I <sub>CC2</sub>	V <sub>CC</sub> Read Current (Active)			0.4	mA	SCK = V <sub>CC</sub> × 0.1/V <sub>CC</sub> × 0.9 @ 5MHz, SO = Open
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current WDT=OFF			1	μA	CS = V <sub>CC</sub> , V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> , V <sub>CC</sub> = 5.5V
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current WDT=ON			50	μA	CS = V <sub>CC</sub> , V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> , V <sub>CC</sub> = 5.5V
I <sub>SB3</sub>	V <sub>CC</sub> Standby Current WDT=ON			20	μA	CS = V <sub>CC</sub> , V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> , V <sub>CC</sub> = 3.6V
I <sub>LI</sub>	Input Leakage Current		0.1	10	μA	V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>
I <sub>LO</sub>	Output Leakage Current		0.1	10	μA	V <sub>OUT</sub> = V <sub>SS</sub> to V <sub>CC</sub>
V <sub>IL</sub> <sup>(1)</sup>	Input LOW Voltage	-0.5		V <sub>CC</sub> × 0.3	V	
V <sub>IH</sub> <sup>(1)</sup>	Input HIGH Voltage	V <sub>CC</sub> × 0.7		V <sub>CC</sub> + 0.5	V	
V <sub>OL1</sub>	Output LOW Voltage			0.4	V	V <sub>CC</sub> > 3.3V, I <sub>OL</sub> = 2.1mA
V <sub>OL2</sub>	Output LOW Voltage			0.4	V	2V < V <sub>CC</sub> < 3.3V, I <sub>OL</sub> = 1mA
V <sub>OL3</sub>	Output LOW Voltage			0.4	V	V <sub>CC</sub> ≤ 2V, I <sub>OL</sub> = 0.5mA
V <sub>OH1</sub>	Output HIGH Voltage	V <sub>CC</sub> - 0.8			V	V <sub>CC</sub> > 3.3V, I <sub>OH</sub> = -1.0mA
V <sub>OH2</sub>	Output HIGH Voltage	V <sub>CC</sub> - 0.4			V	2V < V <sub>CC</sub> ≤ 3.3V, I <sub>OH</sub> = -0.4mA
V <sub>OH3</sub>	Output HIGH Voltage	V <sub>CC</sub> - 0.2			V	V <sub>CC</sub> ≤ 2V, I <sub>OH</sub> = -0.25mA
V <sub>OLRS</sub>	Reset Output LOW Voltage			0.4	V	I <sub>OL</sub> = 1mA

### POWER-UP TIMING


Symbol	Parameter	Min.	Max.	Units
t <sub>PUR</sub> <sup>(2)</sup>	Power-up to Read Operation		1	ms
t <sub>PUW</sub> <sup>(2)</sup>	Power-up to Write Operation		5	ms

### CAPACITANCE T<sub>A</sub> = +25°C, f = 1MHz, V<sub>CC</sub> = 5V.

Symbol	Test	Max.	Units	Conditions
C <sub>OUT</sub> <sup>(2)</sup>	Output Capacitance (SO, RESET, RESET)	8	pF	V <sub>OUT</sub> = 0V
C <sub>IN</sub> <sup>(2)</sup>	Input Capacitance (SCK, SI, CS)	6	pF	V <sub>IN</sub> = 0V

Notes: (1) V<sub>IL</sub> min. and V<sub>IH</sub> max. are for reference only and are not tested.  
 (2) This parameter is periodically sampled and not 100% tested.

**Figure 1. EQUIVALENT A.C. LOAD CIRCUIT**



**A.C. TEST CONDITIONS**

Input Pulse Levels	$V_{CC} \times 0.1$ to $V_{CC} \times 0.9$
Input Rise and Fall Times	10ns
Input and Output Timing Level	$V_{CC} \times 0.5$

**A.C. CHARACTERISTICS** (Over recommended operating conditions, unless otherwise specified)

**Data Input Timing**

Symbol	Parameter	2.7V–5.5V		4.5V–5.5V		Units
		Min.	Max.	Min.	Max.	
$f_{SCK}$	Clock Frequency	0	1	0	2	MHz
$t_{CYC}$	Cycle Time	1000		500		ns
$t_{LEAD}$	CS Lead Time	400		200		ns
$t_{LAG}$	CS Lag Time	400		200		ns
$t_{WH}$	Clock HIGH Time	400		200		ns
$t_{WL}$	Clock LOW Time	400		200		ns
$t_{SU}$	Data Setup Time	100		50		ns
$t_H$	Data Hold Time	100		50		ns
$t_{RI}^{(3)}$	Input Rise Time		2		2	$\mu s$
$t_{FI}^{(3)}$	Input Fall Time		2		2	$\mu s$
$t_{CS}$	CS Deselect Time	250		150		ns
$t_{WC}^{(4)}$	Write Cycle Time		10		10	ms


**Data Output Timing**

Symbol	Parameter	2.7V–5.5V		4.5V–5.5V		Units
		Min.	Max.	Min.	Max.	
$f_{SCK}$	Clock Frequency	0	1	0	2	MHz
$t_{DIS}$	Output Disable Time		400		200	ns
$t_V$	Output Valid from Clock Low		400		200	ns
$t_{HO}$	Output Hold Time	0		0		ns
$t_{RO}^{(3)}$	Output Rise Time		300		150	ns
$t_{FO}^{(3)}$	Output Fall Time		300		150	ns


**Notes:** (3) This parameter is periodically sampled and not 100% tested.

(4)  $t_{WC}$  is the time from the rising edge of CS after a valid write sequence has been sent to the end of the self-timed internal nonvolatile write cycle.

**Figure 1. Data Output Timing**




**Figure 2. Data Input Timing**



**Figure 1. Symbol Table**

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from LOW to HIGH	Will change from LOW to HIGH
	May change from HIGH to LOW	Will change from HIGH to LOW
	Don't Care: Changes Allowed	Changing: State Not Known
	N/A	Center Line is High Impedance

**Figure 1. Power-Up and Power-Down Timing**




**RESET Output Timing**

Symbol	Parameter	Min.	Typ.	Max.	Units
V <sub>TRIP</sub> (2.5%)	Reset Trip Point Voltage, X5001PT-4.5A	4.50	4.63	4.75	V
	Reset Trip Point Voltage, X5001PT-4.5	4.25	4.38	4.50	
	Reset Trip Point Voltage, X5001PT-2.7A	2.85	2.93	3.00	
	Reset Trip Point Voltage, X5001PT-2.7	2.55	2.63	2.70	
t <sub>PURST</sub>	Power-up Reset Timeout	100	200	280	ms
t <sub>RPD</sub> <sup>(5)</sup>	V <sub>CC</sub> Detect to Reset/Output			500	ns
t <sub>F</sub> <sup>(5)</sup>	V <sub>CC</sub> Fall Time	0.1			ns
t <sub>R</sub> <sup>(5)</sup>	V <sub>CC</sub> Rise Time	0.1			ns
V <sub>RVALID</sub>	Reset Valid V <sub>CC</sub>	1			V

**Notes:** (5) This parameter is periodically sampled and not 100% tested.  
PT = Package, Temperature


**Figure 2. CS vs. RESET Timing**



**RESET Output Timing**

Symbol	Parameter	Min.	Typ.	Max.	Units
t <sub>WDO</sub>	Watchdog Timeout Period, WD <sub>1</sub> = 1, WD <sub>0</sub> = 0	100	200	300	ms
	Watchdog Timeout Period, WD <sub>1</sub> = 0, WD <sub>0</sub> = 1	450	600	800	ms
	Watchdog Timeout Period, WD <sub>1</sub> = 0, WD <sub>0</sub> = 0	1	1.4	2	sec
t <sub>CST</sub>	CS Pulse Width to Reset the Watchdog	400			ns
t <sub>RST</sub>	Reset Timeout	100	200	300	ms

### V<sub>TRIP</sub> Programming Timing Diagram




### V<sub>TRIP</sub> Programming Parameters

Parameter	Description	Min	Max	Units
t <sub>VPS</sub>	V <sub>TRIP</sub> Program Enable Voltage Setup time	1		μs
t <sub>VPH</sub>	V <sub>TRIP</sub> Program Enable Voltage Hold time	1		μs
t <sub>TSU</sub>	V <sub>TRIP</sub> Setup time	1		μs
t <sub>THD</sub>	V <sub>TRIP</sub> Hold (stable) time	10		ms
t <sub>WC</sub>	V <sub>TRIP</sub> Write Cycle Time		10	ms
t <sub>VPO</sub>	V <sub>TRIP</sub> Program Enable Voltage Off time (Between successive adjustments)	0		us
t <sub>RP</sub>	V <sub>TRIP</sub> Program Recovery Period (Between successive adjustments)	10		ms
V <sub>P</sub>	Programming Voltage	15	18	V
V <sub>TRIP</sub>	V <sub>TRIP</sub> Programed Voltage	1.7	5.0	V
V <sub>ta</sub>	V <sub>TRIP</sub> Programed Voltage accuracy (V <sub>CC</sub> applied - V <sub>TRIP</sub> )	-300	+300	mV
V <sub>tr</sub>	V <sub>TRIP</sub> Programed Voltage repeatability (Successive program operations.)	-5	+5	mV





V<sub>TRIP</sub> Programming parameters are periodically sampled and are not 100% Tested.

**8-LEAD PLASTIC SMALL OUTLINE GULL WING PACKAGE TYPE S**



**NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)**

**8-LEAD PLASTIC, TSSOP, PACKAGE TYPE V**



**NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)**


## Ordering Information

Vcc Range	Vtrip Range	Package	Operating Temperature Range	PART NUMBER RESET (Active LOW)	PART NUMBER RESET (Active HIGH)
4.5-5.5V	4.5.4.75	8 pin PDIP	-40°C - 85°C	X5001PI-4.5A	
		8L SOIC	0°C - 70°C		
			-40°C - 85°C	X5001S8I-4.5A	
		8L TSSOP	0°C - 70°C		
-40°C - 85°C	X5001V8I-4.5A				
4.5-5.5V	4.25.4.5	8 pin PDIP	-40°C - 85°C	X5001PI-4.5	
		8L SOIC	0°C - 70°C		
			-40°C - 85°C	X5001S8I-4.5	
		8L TSSOP	0°C - 70°C		
-40°C - 85°C	X5001V8I-4.5				
2.7-5.5V	2.85-3.0	8L SOIC	0°C - 70°C		
			-40°C - 85°C	X5001S8I-2.7A	
		8L TSSOP	0°C - 70°C		
			-40°C - 85°C		
2.7-5.5V	2.55-2.7	8L SOIC	0°C - 70°C		
			-40°C - 85°C	X5001S8I-2.7	
		8L TSSOP	0°C - 70°C		
			-40°C - 85°C	X5001V8I-2.7	



---

## Part Mark Information



---

### LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

### U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829, 482; 4,874, 967; 4,883, 976. Foreign patents and additional patents pending.

### LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use in critical components in life support devices or systems.

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
  2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
-

---

## U.S. SALES OFFICES

### Corporate Office

Xicor Inc.  
1511 Buckeye Drive  
Milpitas, CA 95035  
Phone: 408/432-8888  
Fax: 408/432-0640  
E-mail: info@xicor.com

### Southeast Region

Xicor Inc.  
100 E. Sybelia Ave.  
Suite 355  
Maitland, FL 32751  
Phone: 407/740-8282  
Fax: 407/740-8602  
E-mail: xicor-se@xicor.com

### North Central Region

Xicor Inc.  
810 South Bartlett Road  
Suite 103  
Streamwood, IL 60107  
Phone: 630/372-3200  
Fax: 630/372-3210  
E-mail: xicor-nc@xicor.com

### South Central Region

Xicor Inc.  
11884 Greenville Ave.  
Suite 102  
Dallas, TX 75243  
Phone: 972/669-2022  
Fax: 972/644-5835  
E-mail: xicor-sc@xicor.com

### Northeast Region

Xicor Inc.  
50 North Street  
Danbury, CT 06810  
Phone: 203/743-1701  
Fax: 203/794-9501  
E-mail: xicor-ma@xicor.com

### West Region

Xicor Inc.  
3333 Bowers Ave.  
Suite 238  
Santa Clara, CA 95054  
Phone: 408/492-1966  
Fax: 408/980-9478  
E-mail: xicor-nw@xicor.com

---

## INTERNATIONAL SALES OFFICES

### EUROPE

#### Northern Europe

Xicor Ltd.  
Grant Thornton House  
Witan Way  
Witney  
Oxford OX8 6FE  
UK  
Phone: (44) 1933.700544  
Fax: (44) 1933.700533  
E-mail: xicor-uk@xicor.com

#### Central Europe

Xicor GmbH  
Technopark Neukeferloh  
Bretonischer Ring 15  
85630 Grasbrunn bei Muenchen  
Germany  
Phone: (49) 8946.10080  
Fax: (49) 8946.05472  
E-mail: xicor-gm@xicor.com

### ASIA/PACIFIC

#### Japan, Australia, India, New Zealand

Xicor Japan K.K.  
Suzuki Building, 4th Floor  
1-6-8 Shinjuku, Shinjuku-ku  
Tokyo 160, Japan  
Phone: (81) 3322.52004  
Fax: (81) 3322.52319  
E-mail: xicor-jp@xicor.com

#### Mainland China, Hong Kong, Taiwan, Singapore, Malaysia Thailand

Xicor Hong Kong, Ltd.  
Room 7, Business Centre  
B1, Grand Stanford Harbour View  
70 Mody Road, Tsimshatsui East  
Kowloon, Hong Kong  
Phone: (852) 2313 7607  
Fax: (852) 2313 7507  
E-mail: xicor\_hongkong@xicor.com

### Korea

Xicor Korea, Ltd.  
27th Fl., Korea World Trade Ctr.  
159, Samsung-dong  
Kangnam Ku  
Seoul 135-729  
Korea  
Phone: (82) 2.551.2750  
Fax: (82) 2.551.2710  
E-mail: xicor-ka@xicor.com

( ) = Country Code

Xicor product information is available at:

**www.xicor.com**