Preliminary User's Manual



78K0R/Kx3-L

16-bit Single-Chip Microcontrollers

μPD78F1000 μPD78F1001 μPD78F1002 μPD78F1003 μPD78F1004 μPD78F1005 μPD78F1006 μPD78F1006 μPD78F1008 μPD78F1008 μPD78F1009

Document No. U19291EJ1V0UD00 (1st edition) Date Published July 2008 NS

© NEC Electronics Corporation 2008 Printed in Japan [MEMO]

1 VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (MAX) and V_{IH} (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (MAX) and V_{IH} (MIN).

(2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

④ STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

5 POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

(6) INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

Windows and Windows NT are registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

PC/AT is a trademark of International Business Machines Corporation.

EEPROM is a trademark of NEC Electronics Corporation.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash[®] technology licensed from Silicon Storage Technology, Inc.

- The information contained in this document is being issued in advance of the production cycle for the product. The parameters for the product may change before final production or NEC Electronics Corporation, at its own discretion, may withdraw the product prior to its production.
- Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific". The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics products depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

INTRODUCTION

Readers	-	05, 78F1006
Purpose	This manual is intended to give users an u Organization below.	understanding of the functions described in the
Organization	The 78K0R/Kx3-L manual is separated in edition (common to the 78K0R Microcontr 78K0R/Kx3-L User's Manual (This Manual) • Pin functions • Internal block functions • Interrupts • Other on-chip peripheral functions • Electrical specifications (target)	 to two parts: this manual and the instructions roller). 78K0R Microcontroller Variable State Variable State CPU functions Instruction set Instruction of each instruction
How to Read This Manual	 engineering, logic circuits, and microcontr To gain a general understanding of fun → Read this manual in the order of the How to interpret the register format: → For a bit number enclosed in an reserved word in the RA78K0R, #pragma sfr directive in the CC78K0 To know details of the 78K0R Microcord 	actions: CONTENTS . Ingle brackets, the bit name is defined as a and is defined as an sfr variable using the OR.

Conventions	Data significance: Active low representations:	0 0	n the left and lower digits on the right e over pin and signal name)
	Note:	Footnote for ite	em marked with Note in the text
	Caution:	Information re	quiring particular attention
	Remark:	Supplementar	y information
	Numerical representations:	Binary	\cdots ×××× or ××××B
		Decimal	···××××
		Hexadecimal	···××××H

Related Documents The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

Documents Related to Devices

Document Name	Document No.
78K0R/Kx3-L User's Manual	This manual
78K0R Microcontroller Instructions User's Manual	U17792E

Documents Related to Development Tools (Software) (User's Manuals)

Document Name		Document No.
CC78K0R Ver. 2.00 C Compiler	Operation	U18549E
	Language	U18548E
RA78K0R Ver. 1.20 Assembler Package	Operation	U18547E
	Language	U18546E
SM+ System Simulator	Operation	U18010E
PM+ Ver. 6.30		U18416E
ID78K0R-QB Ver. 3.20 Integrated Debugger	Operation	U17839E

Documents Related to Development Tools (Hardware) (User's Manuals)

Document Name	Document No.
QB-MINI2 On-Chip Debug Emulator with Programming Function	U18371E
QB-78K0RIX3 In-Circuit Emulator	To be prepared

Documents Related to Flash Memory Programming

Document Name	Document No.
PG-FP4 Flash Memory Programmer User's Manual	U15260E
PG-FP5 Flash Memory Programmer User's Manual	U18865E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document when designing.

Other Documents

Document Name	Document No.
SEMICONDUCTOR SELECTION GUIDE – Products and Packages –	X13769X
Semiconductor Device Mount Manual	Note
Quality Grades on NEC Semiconductor Devices	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E

Note See the "Semiconductor Device Mount Manual" website (http://www.necel.com/pkg/en/mount/index.html).

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document when designing.

CONTENTS

CHAPTER 1 OUTLINE	
1.1 Features	
1.2 Applications	19
1.3 Ordering Information	
1.4 Pin Configuration (Top View)	
1.4.1 78K0R/KC3-L	
1.4.2 78K0R/KD3-L	
1.4.3 78K0R/KE3-L	
1.5 Pin Identification	
1.6 Block Diagram	
1.6.1 78K0R/KC3-L	
1.6.2 78K0R/KD3-L	
1.6.3 78K0R/KE3-L	
1.7 Outline of Functions	
CHAPTER 2 PIN FUNCTIONS	
2.1 Pin Function List	
2.1.1 78K0R/KC3-L	
2.1.2 78K0R/KD3-L	
2.1.3 78K0R/KE3-L	43
2.2 Description of Pin Functions	
2.2.1 P00, P01 (port 0)	
2.2.2 P10 to P17 (port 1)	
2.2.3 P20 to P27 (port 2)	50
2.2.4 P30 to P33 (port 3)	50
2.2.5 P40 to P43 (port 4)	
2.2.6 P50 to P53 (port 5)	53
2.2.7 P60 and P61 (port 6)	
2.2.8 P70 to P77 (port 7)	
2.2.9 P80 to P83 (port 8)	
2.2.10 P120 to P124 (port 12)	
2.2.11 P140, P141 (port 14)	
2.2.12 P150 to P153 (port 15)	
2.2.13 AVREF, AVSS, VDD, EVDD, VSS, EVSS	
2.2.14 RESET	
2.2.15 REGC	
2.2.16 FLMD0	60

2.3 Pin I/O Circuits and Recommended Connection of Unused Pins	61
CHAPTER 3 CPU ARCHITECTURE	67
3.1 Memory Space	
3.1.1 Internal program memory space	
3.1.2 Mirror area	
3.1.3 Internal data memory space	76
3.1.4 Special function register (SFR) area	77
3.1.5 Extended special function register (2nd SFR: 2nd Special Function Register) area	77
3.1.6 Data memory addressing	78
3.2 Processor Registers	82
3.2.1 Control registers	82
3.2.2 General-purpose registers	84
3.2.3 ES and CS registers	86
3.2.4 Special function registers (SFRs)	87
3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers)	92
3.3 Instruction Address Addressing	97
3.3.1 Relative addressing	97
3.3.2 Immediate addressing	97
3.3.3 Table indirect addressing	98
3.3.4 Register direct addressing	99
3.4 Addressing for Processing Data Addresses	100
3.4.1 Implied addressing	100
3.4.2 Register addressing	100
3.4.3 Direct addressing	101
3.4.4 Short direct addressing	102
3.4.5 SFR addressing	103
3.4.6 Register indirect addressing	104
3.4.7 Based addressing	105
3.4.8 Based indexed addressing	108
3.4.9 Stack addressing	109
CHAPTER 4 PORT FUNCTIONS	110
4.1 Port Functions	110
4.2 Port Configuration	113
4.2.1 Port 0	114
4.2.2 Port 1	116
4.2.3 Port 2	119
4.2.4 Port 3	121
4.2.5 Port 4	125
4.2.6 Port 5	128

	4.2.7 Port 6	132
	4.2.8 Port 7	133
	4.2.9 Port 8	138
	4.2.10 Port 12	141
	4.2.11 Port 14	145
	4.2.12 Port 15	147
4.	3 Registers Controlling Port Function	149
4.	4 Port Function Operations	162
	4.4.1 Writing to I/O port	
	4.4.2 Reading from I/O port	162
	4.4.3 Operations on I/O port	162
	4.4.4 Connecting to external device with different power potential (2.5 V, 3 V)	163
4.	5 Settings of Port Mode Register and Output Latch When Using Alternate Function	165
4.	6 Cautions on 1-bit Manipulation Instruction for Port Register n (Pn)	168
CHAF	PTER 5 CLOCK GENERATOR	169
5.	1 Functions of Clock Generator	169
5.	2 Configuration of Clock Generator	170
5.	3 Registers Controlling Clock Generator	172
	4 System Clock Oscillator	
	5.4.1 X1 oscillator	
	5.4.2 XT1 oscillator	
	5.4.3 Internal high-speed oscillator	
	5.4.4 20 MHz internal high-speed oscillator	190
	5.4.5 Internal low-speed oscillator	190
	5.4.6 Prescaler	190
5.	5 Clock Generator Operation	191
5.	6 Controlling Clock	197
	5.6.1 Example of controlling high-speed system clock	197
	5.6.2 Example of controlling internal high-speed oscillation clock	200
	5.6.3 Example of controlling subsystem clock	202
	5.6.4 Example of controlling internal low-speed oscillation clock	204
	5.6.5 CPU clock status transition diagram	205
	5.6.6 Condition before changing CPU clock and processing after changing CPU clock	212
	5.6.7 Time required for switchover of CPU clock and main system clock	214
	5.6.8 Conditions before clock oscillation is stopped	215
СНАР	PTER 6 TIMER ARRAY UNIT TAUS	216
6.	1 Functions of Timer Array Unit TAUS	217
	6.1.1 Functions of each channel when it operates independently	
	6.1.2 Functions of each channel when it operates with another channel	
10	Preliminary User's Manual U19291EJ1V0UD	

	6.1.3 LIN-bus supporting function (channel 7 only)	218
6.2	Configuration of Timer Array Unit TAUS	219
6.3	Registers Controlling Timer Array Unit	225
6.4	Channel Output (TO0n pin) Control	247
	6.4.1 TO0n pin output circuit configuration	247
	6.4.2 TO0n Pin Output Setting	248
	6.4.3 Cautions on Channel Output Operation	248
	6.4.4 Collective manipulation of TO0n bit	252
	6.4.5 Timer Interrupt and TO0n Pin Output at Operation Start	253
6.5	Channel Input (TI0n Pin) Control	254
	6.5.1 TIOn edge detection circuit	254
6.6	Basic Function of Timer Array Unit TAUS	255
	6.6.1 Overview of single-operation function and combination-operation function	255
	6.6.2 Basic rules of combination-operation function	255
	6.6.3 Applicable range of basic rules of combination-operation function	256
6.7	Operation of Timer Array Unit TAUS as Independent Channel	257
	6.7.1 Operation as interval timer/square wave output	257
	6.7.2 Operation as external event counter	261
	6.7.3 Operation as frequency divider (channel 0 of 78K0R/KD3-L and 78K0R/KE3-L only)	264
	6.7.4 Operation as input pulse interval measurement	
	6.7.5 Operation as input signal high-/low-level width measurement	272
6.8	Operation of Plural Channels of Timer Array Unit TAUS	276
	6.8.1 Operation as PWM function	276
	6.8.2 Operation as one-shot pulse output function	
	6.8.3 Operation as multiple PWM output function	290
CHAPT	ER 7 REAL-TIME COUNTER	297
7.1	Functions of Real-Time Counter	297
7.2	Configuration of Real-Time Counter	297
7.3	Registers Controlling Real-Time Counter	299
7.4	Real-Time Counter Operation	314
	7.4.1 Starting operation of real-time counter	314
	7.4.2 Shifting to STOP mode after starting operation	315
	7.4.3 Reading/writing real-time counter	
	7.4.4 Setting alarm of real-time counter	
	7.4.5 1 Hz output of real-time counter	
	7.4.6 32.768 kHz output of real-time counter	
	7.4.7 512 Hz, 16.384 kHz output of real-time counter	319
	7.4.8 Example of watch error correction of real-time counter	

CHAPTER 8 COMPARATORS/PROGRAMMABLE GAIN AMPLIFIERS	325
8.1 Features of Comparator and Programmable Gain Amplifier	325
8.2 Configurations of Comparator and Programmable Gain Amplifier	
8.3 Registers Controlling Comparators and Programmable Gain Amplifiers	
8.4 Operations of Comparator and Programmable Gain Amplifier	333
8.4.1 Starting comparator and programmable gain amplifier operation	
8.4.2 Stopping comparator and programmable gain amplifier operation	
CHAPTER 9 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER	339
9.1 Functions of Clock Output/Buzzer Output Controller	339
9.2 Configuration of Clock Output/Buzzer Output Controller	341
9.3 Registers Controlling Clock Output/Buzzer Output Controller	341
9.4 Operations of Clock Output/Buzzer Output Controller	343
9.4.1 Operation as output pin	343
CHAPTER 10 WATCHDOG TIMER	344
10.1 Functions of Watchdog Timer	344
10.2 Configuration of Watchdog Timer	
10.3 Register Controlling Watchdog Timer	
10.4 Operation of Watchdog Timer	
10.4.1 Controlling operation of watchdog timer	
10.4.2 Setting overflow time of watchdog timer	
10.4.3 Setting window open period of watchdog timer	
10.4.4 Setting watchdog timer interval interrupt	350
CHAPTER 11 A/D CONVERTER	351
11.1 Function of A/D Converter	351
11.2 Configuration of A/D Converter	352
11.3 Registers Used in A/D Converter	354
11.4 A/D Converter Operations	367
11.4.1 Basic operations of A/D converter	
11.4.2 Input voltage and conversion results	369
11.4.3 A/D converter operation modes	
11.5 How to Read A/D Converter Characteristics Table	
11.6 Cautions for A/D Converter	375
CHAPTER 12 SERIAL ARRAY UNIT	379
12.1 Functions of Serial Array Unit	379
12.1.1 3-wire serial I/O (CSI00, CSI01, CSI10)	
12.1.2 UART (UART0, UART1)	

	12.1.3 Simplified I ² C (IIC10)	
12.2	Configuration of Serial Array Unit	381
12.3	Registers Controlling Serial Array Unit	385
12.4	Operation stop mode	407
	12.4.1 Stopping the operation by units	407
	12.4.2 Stopping the operation by channels	
12.5	Operation of 3-Wire Serial I/O (CSI00, CSI01, CSI10) Communication	409
	12.5.1 Master transmission	410
	12.5.2 Master reception	419
	12.5.3 Master transmission/reception	
	12.5.4 Slave transmission	
	12.5.5 Slave reception	
	12.5.6 Slave transmission/reception	
	12.5.7 Calculating transfer clock frequency	
12.6	Operation of UART (UART0, UART1) Communication	
	12.6.1 UART transmission	
	12.6.2 UART reception	
	12.6.3 LIN transmission	
	12.6.4 LIN reception	
	12.6.5 Calculating baud rate	
12.7	Operation of Simplified I ² C (IIC10) Communication	
	12.7.1 Address field transmission	
	12.7.2 Data transmission	
	12.7.3 Data reception	
	12.7.4 Stop condition generation	
	12.7.5 Calculating transfer rate	
	Processing Procedure in Case of Error	
12.9	Relationship Between Register Settings and Pins	507
СНАРТЕ	ER 13 SERIAL INTERFACE IICA	511
	Functions of Serial Interface IICA	
	Configuration of Serial Interface IICA	
	Registers Controlling Serial Interface IICA	
13.4	I ² C Bus Mode Functions	
	13.4.1 Pin configuration	
13.5	I ² C Bus Definitions and Control Methods	
	13.5.1 Start conditions	
	13.5.2 Addresses	
	13.5.3 Transfer direction specification	
	13.5.4 Acknowledge (ACK)	
	13.5.5 Stop condition	534

13.5.6 Wait	535
13.5.7 Canceling wait	537
13.5.8 Interrupt request (INTIICA) generation timing and wait control	538
13.5.9 Address match detection method	539
13.5.10 Error detection	539
13.5.11 Extension code	539
13.5.12 Arbitration	540
13.5.13 Wakeup function	542
13.5.14 Communication reservation	545
13.5.15 Cautions	549
13.5.16 Communication operations	550
13.5.17 Timing of I ² C interrupt request (INTIICA) occurrence	558
13.6 Timing Charts	579
CHAPTER 14 MULTIPLIER/DIVIDER	
14.1 Functions of Multiplier/Divider	
14.2 Configuration of Multiplier/Divider	
14.3 Register Controlling Multiplier/Divider	
14.4 Operations of Multiplier/Divider	
14.4.1 Multiplication operation	
14.4.2 Division operation	
CHAPTER 15 DMA CONTROLLER	595
15.1 Functions of DMA Controller	
15.2 Configuration of DMA Controller	
15.3 Registers Controlling DMA Controller	
15.4 Operation of DMA Controller	
15.4.1 Operation procedure	602
15.4.2 Transfer mode	603
15.4.3 Termination of DMA transfer	603
15.5 Example of Setting of DMA Controller	
15.5.1 CSI consecutive transmission	604
15.5.2 Consecutive capturing of A/D conversion results	606
15.5.3 UART consecutive reception + ACK transmission	608
15.5.4 Holding DMA transfer pending by DWAITn	610
15.5.5 Forced termination by software	611
15.6 Cautions on Using DMA Controller	612
CHAPTER 16 INTERRUPT FUNCTIONS	
16.1 Interrupt Function Types	614

16.2 Interrupt Sources and Configuration	614
16.3 Registers Controlling Interrupt Functions	618
16.4 Interrupt Servicing Operations	628
16.4.1 Maskable interrupt request acknowledgment	628
16.4.2 Software interrupt request acknowledgment	631
16.4.3 Multiple interrupt servicing	631
16.4.4 Interrupt request hold	635
CHAPTER 17 KEY INTERRUPT FUNCTION	636
17.1 Functions of Key Interrupt	636
17.2 Configuration of Key Interrupt	636
17.3 Register Controlling Key Interrupt	638
CHAPTER 18 STANDBY FUNCTION	639
18.1 Standby Function and Configuration	639
18.1.1 Standby function	639
18.1.2 Registers controlling standby function	640
18.2 Standby Function Operation	643
18.2.1 HALT mode	643
18.2.2 STOP mode	648
CHAPTER 19 RESET FUNCTION	653
19.1 Register for Confirming Reset Source	662
CHAPTER 20 POWER-ON-CLEAR CIRCUIT	663
20.1 Functions of Power-on-Clear Circuit	663
20.2 Configuration of Power-on-Clear Circuit	664
20.3 Operation of Power-on-Clear Circuit	664
20.4 Cautions for Power-on-Clear Circuit	667
CHAPTER 21 LOW-VOLTAGE DETECTOR	669
21.1 Functions of Low-Voltage Detector	669
21.2 Configuration of Low-Voltage Detector	670
21.3 Registers Controlling Low-Voltage Detector	670
21.4 Operation of Low-Voltage Detector	675
21.4.1 When used as reset	676
21.4.2 When used as interrupt	682
21.5 Cautions for Low-Voltage Detector	688

CHAPTE	R 22 REGULATOR	
22.1	Regulator Overview	
22.2	Registers Controlling Regulator	
CHAPTE	R 23 OPTION BYTE	
23.1	Functions of Option Bytes	694
	23.1.1 User option byte (000C0H to 000C2H/010C0H to 010C2H)	694
	23.1.2 On-chip debug option byte (000C3H/ 010C3H)	695
23.2	Format of User Option Byte	695
23.3	Format of On-chip Debug Option Byte	
23.4	Setting of Option Byte	698
СНАРТЕ	R 24 FLASH MEMORY	
24.1	Writing with Flash Memory Programmer	699
24.2	Programming Environment	
24.3	Communication Mode	
24.4	Connection of Pins on Board	
	24.4.1 FLMD0 pin	705
	24.4.2 TOOL0 pin	706
	24.4.3 RESET pin	706
	24.4.4 Port pins	707
	24.4.5 REGC pin	707
	24.4.6 X1 and X2 pins	707
	24.4.7 Power supply	707
24.5	Registers Controlling Flash Memory	
24.6	Programming Method	708
	24.6.1 Controlling flash memory	708
	26.6.2 Flash memory programming mode	709
	24.6.3 Selecting communication mode	709
	24.6.4 Communication commands	710
24.7	Security Settings	711
24.8	Flash Memory Programming by Self-Programming	713
	24.8.1 Boot swap function	715
	24.8.2 Flash shield window function	717
СНАРТЕ	R 25 ON-CHIP DEBUG FUNCTION	718
25.1	Connecting QB-MINI2 to 78K0R/Kx3-L	718
25.2	On-Chip Debug Security ID	719
25.3	Securing of User Resources	719

CHAPTER 26 BCD CORRECTION CIRCUIT	721
26.1 BCD Correction Circuit Function	721
26.2 Registers Used by BCD Correction Circuit	721
26.3 BCD Correction Circuit Operation	
CHAPTER 27 INSTRUCTION SET	724
27.1 Conventions Used in Operation List	724
27.1.1 Operand identifiers and specification methods	724
27.1.2 Description of operation column	725
27.1.3 Description of flag operation column	726
27.1.4 PREFIX instruction	726
27.2 Operation List	727
CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET)	744
CHAPTER 29 PACKAGE DRAWINGS	793
29.1 78K0R/KC3-L (44-pin products)	793
29.2 78K0R/KC3-L (48-pin products)	794
29.3 78K0R/KD3-L	795
29.4 78K0R/KE3-L	796
APPENDIX A DEVELOPMENT TOOLS	800
A.1 Software Package	803
A.2 Language Processing Software	803
A.3 Flash Memory Programming Tools	804
A.3.1 When using flash memory programmer PG-FP5, FL-PR5, PG-FP4 and FL-PR4	804
A.3.2 When using on-chip debug emulator with programming function QB-MINI2	804
A.4 Debugging Tools (Hardware)	805
A.4.1 When using in-circuit emulator QB-78K0RIX3	805
A.4.2 When using on-chip debug emulator with programming function QB-MINI2	
A.5 Debugging Tools (Software)	806

CHAPTER 1 OUTLINE

1.1 Features

O Minimum instruction execution time can be changed from high speed (0.05 μs: @ 20 MHz operation with high-speed system clock) to ultra low-speed (61 μs: @ 32.768 kHz operation with subsystem clock)

O General-purpose register: 8 bits \times 32 registers (8 bits \times 8 registers \times 4 banks)

O ROM, RAM capacities

Flash ROM	RAM	78K0R	/KC3-L	78K0R/KD3-L	78K0R/KE3-L
		44 Pins	48 Pins	52 Pins	64 Pins
64 KB	3 KB ^{Note 1}	<i>μ</i> PD78F	1003 ^{Note 2}	μPD78F1006 ^{Note 2}	μPD78F1009 ^{Note 2}
48 KB	2 KB	<i>μ</i> PD78F	1002 ^{Note 2}	μPD78F1005 ^{Note 2}	$\mu PD78F1008^{Note2}$
32 KB	1.5 KB	<i>μ</i> PD78F	1001 ^{Note 2}	μPD78F1004 ^{Note 2}	μPD78F1007 ^{Note 2}
16 KB	1 KB	μPD78F1000 ^{Note 2}	_	-	-

Notes 1. This is 2 KB when the self-programming function is used.

- 2. Under development
- O On-chip internal high-speed oscillation clocks
 - 20 MHz Internal high-speed oscillation clock: 20 MHz±1 % (target)
 - 8 MHz Internal high-speed oscillation clock: 8 MHz±1 % (target)
 - 1 MHz Internal high-speed oscillation clock: 1 MHz±5 %
- O On-chip single-power-supply flash memory (with prohibition of chip erase/block erase/writing function)
- O Self-programming (with boot swap function/flash shield window function)
- On-chip debug function
- O On-chip power-on-clear (POC) circuit and low-voltage detector (LVI)
- O On-chip watchdog timer (operable with the dedicated internal low-speed oscillation clock)
- O On-chip multiplier/divider (16 bits × 16 bits, 32 bits ÷ 32 bits)
- O On-chip key interrupt function
- O On-chip clock output/buzzer output controller Note
- O On-chip BCD adjustment
- O I/O ports: 37 to 55 (N-ch open drain: 2^{Note})
- O Timer: 10 channels
 - 16-bit timer: 8 channels
 - Watchdog timer: 1 channel
 - Real-time counter: 1 channel
- O On-chip comparator/programmable gain amplifier function
- Serial interface
 - CSI: 2 channels/UART (LIN-bus supported): 1 channel
 - CSI: 1 channel/UART: 1 channel/simplified I²C: 1 channel
 - I²C: 1 channel^{Note}
- O 10-bit resolution A/D converter (AVREF = 1.8 to 5.5 V): 10 to 12 channels
- O Power supply voltage: VDD = 1.8 to 5.5 V
- O Operating ambient temperature: T_A = −40 to +85°C

Note This is not mounted onto 44-pin products of the 78K0R/KC3-L.

1.2 Applications

- O Audio visual equipment
- O Home appliances
- O Industrial equipment

1.3 Ordering Information

• Flash memory version (lead-free product)

78K0R/Kx3 Microcontroller	Package	Part Number
78K0R/KC3-L	44-pin plastic LQFP (10 × 10)	μ PD78F1000GB-GAF-AX ^{Note} , 78F1001GB-GAF-AX ^{Note} ,
	48-pin plastic TQFP (fine pitch) (7 \times 7)	78F1002GB-GAF-AX ^{Note} , 78F1003GB-GAF-AX ^{Note} μ PD78F1001GA-HAA-AX ^{Note} , 78F1002GA-HAA-AX ^{Note} ,
78K0R/KD3-L	52-pin plastic LQFP (10 × 10)	78F1003GA-HAA-AX ^{Note} μ PD78F1004GB-GAG-AX ^{Note} , 78F1005GB-GAG-AX ^{Note} ,
		78F1006GB-GAG-AX ^{Note}
78K0R/KE3-L	64-pin plastic LQFP (12 × 12)	μ PD78F1007GK-GAJ-AX ^{Note} , 78F1008GK-GAJ-AX ^{Note} , 78F1009GK-GAJ-AX ^{Note}
	64-pin plastic LQFP (fine pitch) (10 \times 10)	μ PD78F1007GB-GAH-AX ^{Note} , 78F1008GB-GAH-AX ^{Note} , 78F1009GB-GAH-AX ^{Note}
	64-pin plastic TQFP (fine pitch) (7 \times 7)	μ PD78F1007GA-HAB-AX ^{Note} , 78F1008GA-HAB-AX ^{Note} , 78F1009GA-HAB-AX ^{Note}
	64-pin plastic FBGA (5 × 5)	μ PD78F1007F1-AN1-A ^{Note} , 78F1008F1-AN1-A ^{Note} , 78F1009F1-AN1-A ^{Note}


Note Under development


Caution The 78K0R/Kx3-L has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. NEC Electronics is not liable for problems occurring when the on-chip debug function is used.

1.4 Pin Configuration (Top View)

1.4.1 78K0R/KC3-L


• 44-pin plastic LQFP (10 × 10)





2. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F: target).

• 48-pin plastic TQFP (fine pitch) (7×7)





Cautions 1. Make AVss the same potential as Vss.

2. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F: target).

1.4.2 78K0R/KD3-L

• 52-pin plastic LQFP (10 × 10)






2. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F: target).

1.4.3 78K0R/KE3-L


- 64-pin plastic LQFP (12 × 12)
- 64-pin plastic LQFP (fine pitch) (10 \times 10)
- 64-pin plastic TQFP (fine pitch) (7 \times 7)



Cautions 1. Make AVss and EVss the same potential as Vss.

- 2. Make EVDD the same potential as VDD.
- 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F: target).

• 64-pin plastic FBGA (5 × 5)



Pin No.	Name	Pin No.	Name	Pin No.	Name	Pin No.	Name
A1	P17	C1	P82/CMP1P/INTP7	E1	P153/ANI11	G1	AVREF
A2	P16	C2	P83/CMP1M	E2	P152/ANI10	G2	P27/ANI7
A3	P15/TI07/TO07	C3	P11/TI03/TO03	E3	P77/KR7	G3	P24/ANI4
A4	P53	C4	P51	E4	P76/KR6	G4	P21/ANI1
A5	P70/KR0/SO01 /INTP4	C5	P74/KR4/SI00/RxD0	E5	P30/SO10/TxD1	G5	P32/SCK10/SCL10 /INTP2
A6	P72/KR2/SCK01 /INTP6	C6	P60/SCL0	E6	P41/TOOL1	G6	P00/TI00
A7	P61/SDA0	C7	Vss	E7	RESET	G7	P140/PCLBUZ0
A8	EVDD	C8	P121/X1	E8	FLMD0	G8	P124/XT2
B1	P14/TI06/TO06	D1	P80/CMP0P /INTP3/PGAI	F1	P151/ANI9	H1	AVss
B2	P13/TI05/TO05	D2	P81/CMP0M	F2	P150/ANI8	H2	P26/ANI6
B3	P12/TI04/TO04 /RTCDIV/RTCCL	D3	P10/TI02/TO02	F3	P23/ANI3	H3	P25/ANI5
B4	P52/RTC1HZ/SLTI /SLTO	D4	P50	F4	P20/ANI0	H4	P22/ANI2
B5	P71/KR1/SI01/INTP5	D5	P75/KR5/SCK00	F5	P31/SI10/RxD1 /SDA10/INTP1	H5	P33
B6	P73/KR3/SO00/TxD0	D6	P40/TOOL0	F6	P43	H6	P01/TO00
B7	Vdd	D7	REGC	F7	P42	H7	P141/PCLBUZ1
B8	EVss	D8	P122/X2/EXCLK	F8	P123/XT1	H8	P120/INTP0/EXLVI

Note Under development

Cautions 1. Make AVss and EVss the same potential as Vss.

- 2. Make EVDD the same potential as VDD.
- 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F: target).


1.5 Pin Identification

ANI0 to ANI11:	Analog input	PCLBUZ0, PCLBUZ1:	Programmable clock output/buzzer
AVREF:	Analog reference voltage		output
AVss :	Analog ground	PGAI:	Programmable gain amplifier input
CMP0M, CMP1M:	Comparator input (minus)	REGC:	Regulator capacitance
CMP0P, CMP1P:	Comparator input (plus)	RESET:	Reset
EVDD:	Power supply for port	RTC1HZ:	Real-time counter correction clock
EVss:	Ground for port		(1 Hz) output
EXCLK:	External clock input (main system clock)	RTCCL:	Real-time counter clock (32 kHz original oscillation) output
EXLVI:	External potential input for	RTCDIV:	Real-time counter clock (32 kHz divided
	low-voltage detector		frequency) output
FLMD0:	Flash programming mode	RxD0, RxD1:	Receive data
INTP0 to INTP7:	External interrupt input	SCK00, SCK01, SCK10:	Serial clock input/output
KR0 to KR7:	Key return	SCL0, SCL10:	Serial clock input/output
P00, P01:	Port 0	SDA0, SDA10:	Serial data input/output
P10 to P17:	Port 1	SI00, SI01, SI10:	Serial data input
P20 to P27:	Port 2	SLTI:	Selectable timer input
P30 to P33:	Port 3	SLTO:	Selectable timer output
P40 to P43:	Port 4	SO00, SO01, SO10:	Serial data output
P50 to P53:	Port 5	TI00, TI02 to TI07:	Timer input
P60, P61:	Port 6	TO00, TO02 to TO07:	Timer output
P70 to P77:	Port 7	TOOL0:	Data input/output for tool
P80 to P83:	Port 8	TOOL1:	Clock output for tool
P120 to P124:	Port 12	TxD0, TxD1:	Transmit data
P140, P141:	Port 14	VDD:	Power supply
P150 to P153:	Port 15	Vss:	Ground
		X1, X2:	Crystal oscillator (main system clock)
		XT1, XT2:	Crystal oscillator (subsystem clock)


1.6 Block Diagram

1.6.1 78K0R/KC3-L


• 44-pin products




48-pin products



1.6.2 78K0R/KD3-L



1.6.3 78K0R/KE3-L



1.7 Outline of Functions

												1	(*	1/2)
	Item	78K0	R/KC	3-L (44	1-pin)	78K0R	/KC3-L (48-pin)	78	K0R/KD	3-L	78	K0R/KE	3-L
		(<i>µ</i> PD78	3F100y	^{Note1} :y =	0 to 3)	(<i>µ</i> PD78F	100y ^{Note 1} :	/ = 1 to 3)	(<i>µ</i> PD78F	100y ^{Note 1} :	y = 4 to 6)	(<i>µ</i> PD78F	100y ^{Note 1} :	y = 7 to 9)
Internal memory	Flash memory (KB)	16	32	48	64	32	48	64	32	48	64	32	48	64
	RAM (KB)	1	1.5	2	3/2 Note 2	1.5	2	3/2 ^{Note 2}	1.5	2	3/2 Note 2	1.5	2	3/2 ^{Note}
Memory space	e	1 MB												
Main system clock	High-speed system clock		-					main sy IHz: Vod			(EXCLK)		
	Internal high-speed oscillation clock		nal oso z ±5%			% (target): Vdd =	1.8 to 5.	5 V					
	20 MHz internal high- speed oscillation clock		nal oso Hz ±1'			dd = 2.7	to 5.5 V							
Subsystem clock			XT1 (crystal) oscillation 32.768 kHz (TYP.): V _{DD} = 1.8 to 5.5 V											
Internal low-speed oscillation clock (dedicated to WDT)		Internal oscillation 30 kHz (TYP.): V _{DD} = 1.8 to 5.5 V												
General-purpo	ose register	8 bits \times 32 registers (8 bits \times 8 registers \times 4 banks)												
Minimum instr	ruction execution time	0.05 μ s (High-speed system clock: f _{MX} = 20 MHz operation)												
		61 μs (Subsystem clock: fsuB = 32.768 kHz operation)												
Instruction set	t	 8-bit operation, 16-bit operation Multiplication (8 bits × 8 bits) Bit manipulation (Set, reset, test, and Boolean operation), etc. 												
I/O port	Total		3	37			41			45			55	
	CMOS I/O		3	33			34			38			48	
	CMOS input			4			4			4			4	
	CMOS output	- 1 1					1							
	N-ch open-drain I/O (6 V tolerance)						2			2			2	
Timer		• Wa	bit tim atchdo al-time	g time			hannels hannel hannel							
	Timer output	8 (PV	VM ou	tput: 7	Note 3)									
	RTC output					:k: fsuв = or 32.76			n clock:	fsuв = 32	2.768 kH	z)		

Notes 1. Under development

- 2. This is 2 KB when the self-programming function is used.
- **3.** The number of outputs varies, depending on the setting.

					(2/2)			
Ite	m	78K0R/KC3-L (44-pin)	78K0R/KC3-L (48-pin)	78K0R/KD3-L	78K0R/KE3-L			
		$(\mu PD78F100y^{Note 1}:y = 0 \text{ to } 3)$	(µPD78F100y ^{Note1} :y = 1 to 3)	$(\mu PD78F100y^{Note 1}: y = 4 \text{ to } 6)$	$(\mu PD78F100y^{Note1}:y = 7 \text{ to } 9)$			
Clock output/buzze	er output	_	- 1 1					
		(peripheral hardware • 256 Hz, 512 Hz, 1.02	9.76 kHz, 1.25 MHz, 2.5 l clock: fmain = 20 MHz op 24 kHz, 2.048 kHz, 4.096 us = 32.768 kHz operation	eration) kHz, 8.192 kHz, 16.384 l	kHz, 32.768 kHz			
10-bit resolution A/ (AV _{REF} = 1.8 to 5.5		10 channels	11 channels	11 channels	12 channels			
Serial interface			RT (LIN-bus supported): 1 F: 1 channel/simplified I ² C					
	I ² C bus	-	1 channel	1 channel	1 channel			
Multiplier/divider		• 16 bits × 16 bits = 32 bits (multiplication)						
		• 32 bits ÷ 32 bits = 32 bits (division)						
DMA controller		2 channels						
Vectored interrupt	Internal	24	25	25	25			
sources	External		9					
Key interrupt		6 channels (KR0 to KR	5)	8 channels (KR0 to KR7)				
Reset		 Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-clear Internal reset by low-voltage detector Internal reset by illegal instruction execution ^{Note 2} 						
Power-on-clear circuit		Power-on-reset: 1.61 ±0.09 V Power-down-reset: 1.59 ±0.09 V						
Low-voltage detect	Low-voltage detector		1.91 V to 4.22 V (16 stages)					
On-chip debug fun	ction	Provided	Provided					
Power supply volta	ge	V _{DD} = 1.8 to 5.5 V						
Operating ambient	temperature	T _A = −40 to +85 °C	T _A = -40 to +85 °C					

Notes 1. Under development

 The illegal instruction is generated when instruction code FFH is executed. Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

CHAPTER 2 PIN FUNCTIONS

2.1 Pin Function List

Pin I/O buffer power supplies depend on the product. The relationship between these power supplies and the pins is shown below.

Table 2-1. Pin I/O Buffer Power Supplies (AVREF, VDD)

• 78K0R/KC3-L: 44-pin plastic LQFP (10x10)

48-pin plastic TQFP (fine pitch) (7x7)

• 78K0R/KD3-L: 52-pin plastic LQFP (10x10)

Power Supply	Corresponding Pins		
AV _{REF} P20 to P27, P150 to P152 ^{Note} , P80 to P83			
EVDD	 Port pins other than P20 to P27, P150 to P152 ^{Note}, P80 to P83 		
	Pins other than port pins		

Note 44-pin products of the 78K0R/KC3-L do not have a P152 pin.

Table 2-2. Pin I/O Buffer Power Supplies (AVREF, EVDD, VDD)

78K0R/KE3-L: 64-pin plastic FBGA (5x5)
 64-pin plastic TQFP (fine pitch) (7x7)
 64-pin plastic LQFP (fine pitch) (10x10)
 64-pin plastic LQFP (12x12)

Power Supply	Corresponding Pins	
AVREF	P20 to P27, P150 to P153, P80 to P83	
EVDD	Port pins other than P20 to P27, P150 to P153, P80 to P83, and P121 to P124 RESET pin and FLMD0 pin	
Vdd	 P121 to P124 Pins other than port pins (other than the RESET pin and FLMD0 pin) 	

2.1.1 78K0R/KC3-L

(1) Port functions (1/2): 78K0R/KC3-L

Function Name	I/O	Function	After Reset	Alternate Function
P10	I/O	 I/O Port 1. 4-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting. 	Input port	TI02/TO02
P11	-			TI03/TO03
P12				TI04/TO04/ RTCDIV/RTCCL
P13				TI05/TO05
P20 to P27	I/O	Port 2. 8-bit I/O port. Input/output can be specified in 1-bit units.	Digital input port	ANI0 to ANI7
P30	I/O	Port 3. 3-bit I/O port.	Input port	SO10/TxD1
P31	-	Input of P31 and P32 can be set to TTL buffer. Output of P30 to P32 can be set to N-ch open-drain output (V_{DD} tolerance).		SI10/RxD1/SDA10/ INTP1
P32		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		SCK10/SCL10/ INTP2
P40 ^{Note 1}	I/O	Port 4. 2-bit I/O port.	Input port	TOOL0
P41		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		TOOL1
P50	I/O	Port 5.	Input port	TI06/TO06
P51		3-bit I/O port.		TI07/TO07
P52		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		RTC1HZ/SLTI/ SLTO
P60 ^{Note 2}	I/O	Port 6. 2-bit I/O port.	Input port	SCL0 Note 2
P61 Note 2		Output of P60 and P61 is N-ch open-drain output (6 V tolerance). Input/output can be specified in 1-bit units.		SDA0 Note 2
P70	I/O	 6-bit I/O port. Input of P71, P72, P74, and P75 can be set to TTL buffer. Output of P70, P72, P73, and P75 can be set to N-ch open-drain output (V_{DD} tolerance). Input/output can be specified in 1-bit units. 	Input port	KR0/SO01/INTP4
P71				KR1/SI01/INTP5
P72				KR2/SCK01/INTP6
P73				KR3/SO00/TxD0
P74				KR4/SI00/RxD0
P75		Use of an on-chip pull-up resistor can be specified by a software setting.		KR5/SCK00

Notes 1. If on-chip debugging is enabled by using an option byte, be sure to pull up the P40/TOOL0 pin externally.

2. 48-pin products only.

(1) Port functions (2/2): 78K0R/KC3-L

Function Name	I/O	Function	After Reset	Alternate Function
P80	1/O	Port 8. 4-bit I/O port. Inputs/output can be specified in 1-bit units. Inputs of P80 to P83 can be set as comparator inputs or programmable gain amplifier inputs.	Analog input	CMP0P/INTP3/ PGAI
P81				CMP0M
P82				CMP1P/INTP7
P83				CMP1M
P120	I/O	1 bit I/O port and 4 bit input port	Input port	INTP0/EXLVI
P121	Input			X1
P122	-			X2/EXCLK
P123				XT1
P124				XT2
P140 ^{Note}	Output	Port 14. 1-bit output port.	Output port	PCLBUZ0 Note
P150, P151, P152 ^{Note}	I/O	Port 15. 3-bit I/O port. Input/output can be specified in 1-bit units.	Digital input port	ANI8, ANI9, ANI10 ^{Note}

Note 48-pin products only.

(2) Non-port functions (1/3): 78K0R/KC3-L

Function Name	I/O	Function	After Reset	Alternate Function	
ANI0 to ANI7	Input	A/D converter analog input	Digital input	P20 to P27	
ANI8, ANI9, ANI10 ^{Note}	Input		port	P150, P151, P152 [№]	
CMP0M	Input	Input voltage on the (-) side of comparator 0	Analog input	P81	
CMP0P	Input	Input voltage on the (+) side of comparator 0		P80/INTP3/PGAI	
CMP1M	Input	Input voltage on the (-) side of comparator 1		P83	
CMP1P	Input	Input voltage on the (+) side of comparator 1	1	P82/INTP7	
EXLVI	Input	Potential input for external low-voltage detection	Input port	P120/INTP0	
INTP0	Input	External interrupt request input for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified	Input port	P120/EXLVI	
INTP1				P31/SI10/RxD1/ SDA10	
INTP2				P32/SCK10/SCL10	
INTP3			Analog input	P80/CMP0P/PGAI	
INTP4			Input port	P70/KR0/SO01	
INTP5				P71/KR1/SI01	
INTP6				P72/KR2/SCK01	
INTP7			Analog input	P82/CMP1P	
KR0	Input	Key interrupt input	Input port	P70/SO01/INTP4	
KR1	1			P71/SI01/INTP5	
KR2				P72/SCK01/INTP6	
KR3				P73/SO00/TxD0	
KR4				P74/SI00/RxD0	
KR5	1			P75/SCK00	
PCLBUZ0 Note	Output	Clock output/buzzer output	Output port	P140 Note	
PGAI	Input	Programmable gain amplifier input	Analog input	P80/CMP0P/INTP3	
REGC	_	Connecting regulator output (2.4 V) stabilization capacitance for internal operation. Connect to Vss via a capacitor (0.47 to 1 μ F: target).	_	_	
RTCDIV	Output	Real-time counter clock (32 kHz division) output	Input port	P12/TI04/TO04/ RTCCL	
RTCCL	Output	Real-time counter clock (32 kHz original oscillation) output	Input port	P12/TI04/TO04/ RTCDIV	
RTC1HZ	Output	Real-time counter correction clock (1 Hz) output	Input port	P52/SLTI/SLTO	
RESET	Input	System reset input	-	_	
RxD0	Input	Input Serial data input to UART0	Input port	P74/KR4/SI00	
RxD1		Serial data input to UART1		P31/SI10/SDA10/ INTP1	
SCK00	1/0		Clock input/output for CSI00	Input port	P75/KR5
SCK01			Clock input/output for CSI01	1	P72/KR2/INTP6
SCK10		Clock input/output for CSI10	1	P32/SCL10/INTP2	

Note 48-pin products only.

(2) Non-port functions (2/3): 78K0R/KC3

Function Name	I/O	Function	After Reset	Alternate Function
SCL0 ^{Note}	I/O	Clock input/output for I ² C	Input port	P60 ^{Note}
SCL10	I/O	Clock input/output for simplified I ² C	Input port	P32/SCK10/INTP2
SDA0 ^{Note}	I/O	Serial data I/O for I ² C	Input port	P61 Note
SDA10	I/O	Serial data I/O for simplified I ² C	Input port	P31/SI10/RxD1/ INTP1
SI00	Input	Serial data input to CSI00	Input port	P74/KR4/RxD0
SI01		Serial data input to CSI01		P71/KR1/INTP5
SI10		Serial data input to CSI10		P31/RxD1/SDA10/ INTP1
SLTI	Input	16-bit timer 00, 01 input	Input port	P52/RTC1HZ/SLTO
SLTO	Output	16-bit timer 00, 01 output	Input port	P52/RTC1HZ/SLTI
SO00	Output	Serial data output from CSI00	Input port	P73/KR3/TxD0
SO01		Serial data output from CSI01		P70/KR0/INTP4
SO10		Serial data output from CSI10		P30/TxD1
TI02	Input	External count clock input to 16-bit timer 02	Input port	P10/TO02
TI03		External count clock input to 16-bit timer 03	-	P11/TO03
TI04		External count clock input to 16-bit timer 04	-	P12/TO04/ RTCDIV/RTCCL
TI05		External count clock input to 16-bit timer 05		P13/TO05
TI06		External count clock input to 16-bit timer 06		P50/TO06
TI07		External count clock input to 16-bit timer 07		P51/TO07
TO02	Output	16-bit timer 02 output	Input port	P10/TI02
TO03		16-bit timer 03 output		P11/TI03
TO04	-	16-bit timer 04 output	-	P12/TI04/ RTCDIV/RTCCL
TO05		16-bit timer 05 output		P13/TI05
TO06	-	16-bit timer 06 output		P50/TI06
TO07		16-bit timer 07 output		P51/TI07
TxD0	Output	Serial data output from UART0	Input port	P73/KR3/SO00
TxD1		Serial data output from UART1	_	P30/SO10
X1	_	Resonator connection for main system clock	Input port	P121
X2	_		Input port	P122/EXCLK
XT1	_	Resonator connection for subsystem clock	Input port	P123
XT2	_		Input port	P124
EXCLK	Input	External clock input for main system clock	Input port	P122/X2
Vdd	_	Positive power supply (Port pins other than P20 to P27, P80 to P83, P150, P151, P152 ^{Note} , and other than ports)	_	_
AVREF	_	 A/D converter and comparator reference voltage input Positive power supply for P20 to P27, P150, P151, P152^{Note}, P80 to P83, A/D converter, programmable gain amplifier, and comparator 	_	-
Vss	-	Ground potential (Port pins other than P20 to P27, P80 to P83, P150, P151, P152 ^{Note} , and other than ports)	_	_

Note 48-pin products only.

(2)	Non-port functions	(3/3): 78K0R/KC3-L
-----	--------------------	--------------------

Function Name	I/O	Function	After Reset	Alternate Function
AVss	-	Ground potential for A/D converter, programmable gain amplifier, comparator, P20 to P27, P150, P151, P152 ^{Note} and P80 to P83	_	-
FLMD0	-	Flash memory programming mode setting	-	-
TOOL0	I/O	Data I/O for flash memory programmer/debugger	Input port	P40
TOOL1	Output	Clock output for debugger	Input port	P41

Note 48-pin products only.

2.1.2 78K0R/KD3-L

(1) Port functions (1/2): 78K0R/KD3-L

Function Name	I/O	Function	After Reset	Alternate Function
P00	I/O	Port 0.	Input port	T100
P01		2-bit I/O port.Input/output can be specified in 1-bit units.Use of an on-chip pull-up resistor can be specified by a software setting.		ТО00
P10	I/O	4-bit I/O port.	Input port	TI02/TO02
P11				TI03/TO03
P12		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		TI04/TO04/ RTCDIV/RTCCL
P13		Setting.		TI05/TO05
P20 to P27	I/O	Port 2. 8-bit I/O port. Input/output can be specified in 1-bit units.	Digital input port	ANI0 to ANI7
P30	I/O	Port 3. 3-bit I/O port. Input of P31 and P32 can be set to TTL buffer.	Input port	SO10/TxD1
P31		Output of P30 to P32 can be set to N-ch open-drain output (V_{DD} tolerance).		SI10/RxD1/SDA10/ INTP1
P32		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		SCK10/SCL10/ INTP2
P40 ^{Note}	I/O	Port 4. 2-bit I/O port.	Input port	TOOL0
P41		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		TOOL1
P50	I/O	Port 5.	Input port	TI06/TO06
P51		3-bit I/O port.		TI07/TO07
P52		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		RTC1HZ/SLTI/ SLTO
P60	I/O	Port 6.	Input port	SCL0
P61		2-bit I/O port. Output of P60 and P61 is N-ch open-drain output (6 V tolerance). Input/output can be specified in 1-bit units.		SDA0

Note If on-chip debugging is enabled by using an option byte, be sure to pull up the P40/TOOL0 pin externally.

Function Name	I/O	Function	After Reset	Alternate Function
P70	I/O	8-bit I/O port.	Input port	KR0/SO01/INTP4
P71	1			KR1/SI01/INTP5
P72		Input of P71, P72, P74, and P75 can be set to TTL buffer. Output of P70, P72, P73, and P75 can be set to N-ch open-drain		KR2/SCK01/INTP6
P73		output $(V_{DD} \text{ tolerance})$.		KR3/SO00/TxD0
P74	1	Input/output can be specified in 1-bit units.		KR4/SI00/RxD0
P75		Use of an on-chip pull-up resistor can be specified by a software		KR5/SCK00
P76	setting.		KR6	
P77	1			KR7
P80	I/O	Port 8. 4-bit I/O port.	Analog input	CMP0P/INTP3/ PGAI
P81		Inputs/output can be specified in 1-bit units. Inputs of P80 to P83 can be set as comparator inputs or programmable gain amplifier inputs.		CMP0M
P82	1			CMP1P/INTP7
P83				CMP1M
P120	I/O	Port 12.	Input port	INTP0/EXLVI
P121	input	1-bit I/O port and 4-bit input port.		X1
P122		For only P120, input/output can be specified in 1-bit units. For only P120, use of an on-chip pull-up resistor can be specified		X2/EXCLK
P123		by a software setting.		XT1
P124				XT2
P140	Output	Port 14. 1-bit output port.	Output port	PCLBUZ0
P150 to P152	I/O	Port 15. 3-bit I/O port.	Digital input port	ANI8 to ANI10

Input/output can be specified in 1-bit units.

(1) Port functions (2/2): 78K0R/KD3-L

	1		1	
Function Name	I/O	Function	After Reset	Alternate Function
ANI0 to ANI7	Input	A/D converter analog input	Digital input	P20 to P27
ANI8 to ANI10	Input		port	P150 to P152
CMP0M	Input	Input voltage on the (-) side of comparator 0	Analog input	P81
CMP0P	Input	Input voltage on the (+) side of comparator 0		P80/INTP3/PGAI
CMP1M	Input	Input voltage on the (-) side of comparator 1		P83
CMP1P	Input	Input voltage on the (+) side of comparator 1		P82/INTP7
EXLVI	Input	Potential input for external low-voltage detection	Input port	P120/INTP0
INTP0	Input	External interrupt request input for which the valid edge (rising	Input port	P120/EXLVI
INTP1		edge, falling edge, or both rising and falling edges) can be specified		P31/SI10/RxD1/ SDA10
INTP2				P32/SCK10/SCL10
INTP3			Analog input	P80/CMP0P/PGAI
INTP4			Input port	P70/KR0/SO01
INTP5				P71/KR1/SI01
INTP6				P72/KR2/SCK01
INTP7			Analog input	P82/CMP1P
KR0	Input	Key interrupt input	Input port	P70/SO01/INTP4
KR1				P71/SI01/INTP5
KR2				P72/SCK01/INTP6
KR3				P73/SO00/TxD0
KR4				P74/SI00/RxD0
KR5				P75/SCK00
KR6				P76
KR7				P77
PCLBUZ0	Output	Clock output/buzzer output	Output port	P140
PGAI	Input	Programmable gain amplifier input	Analog input	P80/CMP0P/INTP3
REGC	_	Connecting regulator output (2.4 V) stabilization capacitance for internal operation. Connect to Vss via a capacitor (0.47 to 1 μ F: target).	-	_
RTCDIV	Output	Real-time counter clock (32 kHz division) output	Input port	P12/TI04/TO04/ RTCCL
RTCCL	Output	Real-time counter clock (32 kHz original oscillation) output	Input port	P12/TI04/TO04/ RTCDIV
RTC1HZ	Output	Real-time counter correction clock (1 Hz) output	Input port	P52/SLTI/SLTO

(2) Non-port functions (2/3): 78K0R/KD3-L

Function Name	I/O	Function	After Reset	Alternate Function
RxD0	Input	Serial data input to UART0	Input port	P74/KR4/SI00
RxD1		Serial data input to UART1		P31/SI10/SDA10/ INTP1
SCK00	I/O	Clock input/output for CSI00	Input port	P75/KR5
SCK01		Clock input/output for CSI01		P72/KR2/INTP6
SCK10		Clock input/output for CSI10		P32/SCL10/INTP2
SCL0	I/O	Clock input/output for I ² C	Input port	P60
SCL10	I/O	Clock input/output for simplified I ² C	Input port	P32/SCK10/INTP2
SDA0	I/O	Serial data I/O for I ² C	Input port	P61
SDA10	I/O	Serial data I/O for simplified I ² C	Input port	P31/SI10/RxD1/ INTP1
SI00	Input	Serial data input to CSI00	Input port	P74/KR4/RxD0
SI01		Serial data input to CSI01		P71/KR1/INTP5
SI10		Serial data input to CSI10		P31/RxD1/SDA10/ INTP1
SLTI	Input	16-bit timer 00, 01 input	Input port	P52/RTC1HZ/SLTO
SLTO	Output	16-bit timer 00, 01 output	Input port	P52/RTC1HZ/SLTI
SO00	Output	Serial data output from CSI00	Input port	P73/KR3/TxD0
SO01		Serial data output from CSI01		P70/KR0/INTP4
SO10		Serial data output from CSI10		P30/TxD1
TI00	Input	External count clock input to 16-bit timer 00	Input port	P00
TI02		External count clock input to 16-bit timer 02		P10/TO02
TI03		External count clock input to 16-bit timer 03		P11/TO03
TI04		External count clock input to 16-bit timer 04		P12/TO04/ RTCDIV/RTCCL
TI05		External count clock input to 16-bit timer 05		P13/TO05
TI06		External count clock input to 16-bit timer 06		P50/TO06
TI07		External count clock input to 16-bit timer 07		P51/TO07
TO00	Output	16-bit timer 00 output	Input port	P01
TO02		16-bit timer 02 output		P10/TI02
TO03		16-bit timer 03 output		P11/TI03
TO04		16-bit timer 04 output		P12/TI04/ RTCDIV/RTCCL
TO05		16-bit timer 05 output		P13/TI05
TO06		16-bit timer 06 output		P50/TI06
TO07		16-bit timer 07 output		P51/TI07
TxD0	Output	Serial data output from UART0	Input port	P73/KR3/SO00
TxD1		Serial data output from UART1		P30/SO10
X1	-	Resonator connection for main system clock	Input port	P121
X2	_		Input port	P122/EXCLK
XT1	_	Resonator connection for subsystem clock	Input port	P123
XT2	-		Input port	P124
EXCLK	Input	External clock input for main system clock	Input port	P122/X2

Function Name	I/O	Function	After Reset	Alternate Function
VDD	-	Positive power supply (Port pins other than P20 to P27, P80 to P83, P150 to P152, and other than ports)	_	-
AVREF	_	 A/D converter and comparator reference voltage input Positive power supply for P20 to P27, P150 to P152, P80 to P83, A/D converter, programmable gain amplifier, and comparator 	_	-
Vss	-	Ground potential (Port pins other than P20 to P27, P80 to P83, P150 to P152, and other than ports)	-	_
AVss	-	Ground potential for A/D converter, programmable gain amplifier, comparator, P20 to P27, P150 to P152 and P80 to P83	_	-
FLMD0	-	Flash memory programming mode setting	-	-
TOOL0	I/O	Data I/O for flash memory programmer/debugger	Input port	P40
TOOL1	Output	Clock output for debugger	Input port	P41

(2) Non-port functions (3/3): 78K0R/KD3-L

2.1.3 78K0R/KE3-L

(1) Port functions (1/2): 78K0R/KE3-L

Function Name	I/O	Function	After Reset	Alternate Function
P00	I/O	Port 0.	Input port	T100
P01		2-bit I/O port.Input/output can be specified in 1-bit units.Use of an on-chip pull-up resistor can be specified by a software setting.		ТО00
P10	I/O	8-bit I/O port.	Input port	TI02/TO02
P11				TI03/TO03
P12		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		TI04/TO04/ RTCDIV/RTCCL
P13		Setting.		TI05/TO05
P14]			TI06/TO06
P15				TI07/TO07
P16				_
P17				-
P20 to P27	I/O	Port 2. 8-bit I/O port. Input/output can be specified in 1-bit units.	Digital input port	ANI0 to ANI7
P30	I/O	Port 3.	Input port	SO10/TxD1
P31		4-bit I/O port. Input of P31 and P32 can be set to TTL buffer.		SI10/RxD1/SDA10/ INTP1
P32		Output of P30 to P32 can be set to N-ch open-drain output (VDD tolerance). Input/output can be specified in 1-bit units.		SCK10/SCL10/ INTP2
P33		Use of an on-chip pull-up resistor can be specified by a software setting.		-
P40 ^{Note}	I/O	Port 4.	Input port	TOOL0
P41		4-bit I/O port.		TOOL1
P42		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software		_
P43		setting.		_
P50	I/O	Port 5.	Input port	_
P51		4-bit I/O port.		_
P52		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		RTC1HZ/SLTI/ SLTO
P53				_
P60	I/O	Port 6.	Input port	SCL0
P61		2-bit I/O port.Output of P60 and P61 is N-ch open-drain output (6 V tolerance).Input/output can be specified in 1-bit units.		SDA0

Note If on-chip debugging is enabled by using an option byte, be sure to pull up the P40/TOOL0 pin externally.

(1) Port functions (2/2): 78K0R/KE3-L

Function Name	I/O	Function	After Reset	Alternate Function
P70	I/O	Port 7.	Input port	KR0/SO01/INTP4
P71		8-bit I/O port.		KR1/SI01/INTP5
P72		Input of P71, P72, P74, and P75 can be set to TTL buffer. Output of P70, P72, P73, and P75 can be set to N-ch open-drain		KR2/SCK01/INTP6
P73		output (V _{DD} tolerance).		KR3/SO00/TxD0
P74		Input/output can be specified in 1-bit units.		KR4/SI00/RxD0
P75		Use of an on-chip pull-up resistor can be specified by a software setting.		KR5/SCK00
P76		setting.		KR6
P77				KR7
P80	I/O	/O Port 8. 4-bit I/O port. Inputs/output can be specified in 1-bit units. Inputs of P80 to P83 can be set as comparator inputs or programmable gain amplifier inputs.	Analog input	CMP0P/INTP3/ PGAI
P81				CMP0M
P82				CMP1P/INTP7
P83				CMP1M
P120	I/O	Port 12.	Input port	INTP0/EXLVI
P121	Input	1-bit I/O port and 4-bit input port.For only P120, input/output can be specified in 1-bit units.For only P120, use of an on-chip pull-up resistor can be specifiedby a software setting.		X1
P122				X2/EXCLK
P123				XT1
P124				XT2
P140	Output	Port 14.	Output port	PCLBUZ0
P141	I/O	1-bit output port and 1-bit I/O port. For only P141, input/output can be specified. For only P141, use of an on-chip pull-up resistor can be specified by a software setting.	Input port	PCLBUZ1
P150 to P153	I/O	Port 15. 4-bit I/O port. Input/output can be specified in 1-bit units.	Digital input port	ANI8 to ANI11

Function Name	I/O	Function	After Reset	Alternate Function
ANI0 to ANI7	Input	A/D converter analog input	Digital input	P20 to P27
ANI8 to ANI11	Input		port	P150 to P153
CMP0M	Input	Input voltage on the (-) side of comparator 0	Analog input	P81
CMP0P	Input	Input voltage on the (+) side of comparator 0		P80/INTP3/PGAI
CMP1M	Input	Input voltage on the (-) side of comparator 1		P83
CMP1P	Input	Input voltage on the (+) side of comparator 1		P82/INTP7
EXLVI	Input	Potential input for external low-voltage detection	Input port	P120/INTP0
INTP0	Input	External interrupt request input for which the valid edge (rising	Input port	P120/EXLVI
INTP1		edge, falling edge, or both rising and falling edges) can be specified		P31/SI10/RxD1/ SDA10
INTP2				P32/SCK10/SCL10
INTP3			Analog input	P80/CMP0P/PGAI
INTP4			Input port	P70/KR0/SO01
INTP5				P71/KR1/SI01
INTP6				P72/KR2/SCK01
INTP7			Analog input	P82/CMP1P
KR0	Input	Key interrupt input	Input port	P70/SO01/INTP4
KR1				P71/SI01/INTP5
KR2				P72/SCK01/INTP6
KR3				P73/SO00/TxD0
KR4				P74/SI00/RxD0
KR5				P75/SCK00
KR6				P76
KR7				P77
PCLBUZ0	Output	Clock output/buzzer output	Output port	P140
PCLBUZ1			Input port	P141
PGAI	Input	Programmable gain amplifier input	Analog input	P80/CMP0P/INTP3
REGC	_	Connecting regulator output (2.4 V) stabilization capacitance for internal operation. Connect to Vss via a capacitor (0.47 to 1 μ F: target).	-	_
RTCDIV	Output	Real-time counter clock (32 kHz division) output	Input port	P12/TI04/TO04/ RTCCL
RTCCL	Output	Real-time counter clock (32 kHz original oscillation) output	Input port	P12/TI04/TO04/ RTCDIV
RTC1HZ	Output	Real-time counter correction clock (1 Hz) output	Input port	P52/SLTI/SLTO
RESET	Input	System reset input	-	_

(2) Non-port functions (1/3): 78K0R/KE3-L

(2) Non-port functions (2/3): 78K0R/KE3-L

Function Name	I/O	Function	After Reset	Alternate Function
RxD0	Input	Serial data input to UART0	Input port	P74/KR4/SI00
RxD1		Serial data input to UART1		P31/SI10/SDA10/ INTP1
SCK00	I/O	Clock input/output for CSI00	Input port	P75/KR5
SCK01		Clock input/output for CSI01		P72/KR2/INTP6
SCK10		Clock input/output for CSI10		P32/SCL10/INTP2
SCL0	I/O	Clock input/output for I ² C	Input port	P60
SCL10	I/O	Clock input/output for simplified I ² C	Input port	P32/SCK10/INTP2
SDA0	I/O	Serial data I/O for I ² C	Input port	P61
SDA10	I/O	Serial data I/O for simplified I ² C	Input port	P31/SI10/RxD1/ INTP1
SI00	Input	Serial data input to CSI00	Input port	P74/KR4/RxD0
SI01		Serial data input to CSI01		P71/KR1/INTP5
SI10		Serial data input to CSI10		P31/RxD1/SDA10/ INTP1
SLTI	Input	16-bit timer 00, 01 input	Input port	P52/RTC1HZ/SLTC
SLTO	Output	16-bit timer 00, 01 output	Input port	P52/RTC1HZ/SLTI
SO00	Output	Serial data output from CSI00	Input port	P73/KR3/TxD0
SO01		Serial data output from CSI01		P70/KR0/INTP4
SO10		Serial data output from CSI10		P30/TxD1
TI00	Input	External count clock input to 16-bit timer 00	Input port	P00
TI02		External count clock input to 16-bit timer 02		P10/TO02
TI03		External count clock input to 16-bit timer 03		P11/TO03
TI04		External count clock input to 16-bit timer 04		P12/TO04/ RTCDIV/RTCCL
TI05		External count clock input to 16-bit timer 05		P13/TO05
TI06		External count clock input to 16-bit timer 06		P14/TO06
TI07		External count clock input to 16-bit timer 07		P15/TO07
ТО00	Output	16-bit timer 00 output	Input port	P01
TO02		16-bit timer 02 output		P10/TI02
ТО03		16-bit timer 03 output		P11/TI03
TO04		16-bit timer 04 output		P12/TI04/ RTCDIV/RTCCL
TO05		16-bit timer 05 output		P13/TI05
TO06		16-bit timer 06 output		P14/TI06
TO07		16-bit timer 07 output		P15/TI07
TxD0	Output	Serial data output from UART0	Input port	P73/KR3/SO00
TxD1		Serial data output from UART1		P30/SO10
X1	-	Resonator connection for main system clock	Input port	P121
X2	-		Input port	P122/EXCLK
XT1	-	Resonator connection for subsystem clock	Input port	P123
XT2	-		Input port	P124
EXCLK	Input	External clock input for main system clock	Input port	P122/X2

Function Name	I/O	Function	After Reset	Alternate Function
Vdd	_	Positive power supply (P121 to P124 and other than ports (other than the $\overrightarrow{\text{RESET}}$ pin and FLMD0 pin))	_	-
EVDD	_	Positive power supply for ports (other than P20 to P27, P150 to P153, P80 to P83, and P121 to P124), RESET pin, and FLMD0 pin	-	_
AVREF	_	 A/D converter and comparator reference voltage input Positive power supply for P20 to P27, P150 to P153, P80 to P83, A/D converter, programmable gain amplifier, and comparator 	_	_
Vss	-	Ground potential (P121 to P124 and other than ports (other than the RESET pin and FLMD0 pin))	_	-
EVss	-	Ground potential for ports (other than P20 to P27, P150 to P153, and P121 to P124), RESET pin, and FLMD0 pin	_	-
AVss	-	Ground potential for A/D converter, programmable gain amplifier, comparator, P20 to P27, P150 to P153 and P80 to P83	_	-
FLMD0	-	Flash memory programming mode setting	-	-
TOOL0	I/O	Data I/O for flash memory programmer/debugger	Input port	P40
TOOL1	Output	Clock output for debugger	Input port	P41

(2) Non-port functions (3/3): 78K0R/KE3-L

2.2 Description of Pin Functions

Remark The pins mounted depend on the product. See 1.4 Pin Configuration (Top View) and 2.1 Pin Function List.

2.2.1 P00, P01 (port 0)

P00 and P01 function as an I/O port. These pins also function as timer I/O.

	78K0R/KC3-L (44-pin) (μPD78F100y: y = 0 to 3)	78K0R/KC3-L (48-pin) (μPD78F100y: y = 1 to 3)	78K0R/KD3-L (μPD78F100y: y = 4 to 6)	78K0R/KE3-L (μPD78F100y: y = 7 to 9)
P00/ TI00	-	-	\checkmark	\checkmark
P11/TO00	_	_	\checkmark	\checkmark

Remark $\sqrt{:}$ Mounted

The following operation modes can be specified in 1-bit units.

(1) Port mode

P00 and P01 function as an I/O port. P00 and P01 can be set to input or output port in 1-bit units using port mode register 0 (PM0). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 0 (PU0).

(2) Control mode

P00 and P01 function as timer I/O.

(a) TI00

This is the pin for inputting an external count clock/capture trigger to 16-bit timer 00.

(b) TO00

This is the timer output pin of 16-bit timer 00.

2.2.2 P10 to P17 (port 1)

P10 to P17 function as an I/O port. These pins also function as timer I/O and real-time counter clock output.

	78K0R/KC3-L (44-pin) (μPD78F100y: y = 0 to 3)	78K0R/KC3-L (48-pin) (μPD78F100y: y = 1 to 3)	78K0R/KD3-L (μPD78F100y: y = 4 to 6)	78K0R/KE3-L (μPD78F100y: y = 7 to 9)
P10/TI02/TO02	\checkmark	\checkmark	\checkmark	\checkmark
P11/TO00/TI03/ TO03	\checkmark	\checkmark	\checkmark	\checkmark
P12/TI04/TO04/ RTCDIV/RTCCL	\checkmark	\checkmark	\checkmark	\checkmark
P13/TI05/TO05	\checkmark	\checkmark	\checkmark	\checkmark
P14/TI06/TO06	Note	Note	Note	\checkmark
P15/TI07/TO07	Note	Note	Note	\checkmark
P16	-	-	-	\checkmark
P17	-	_	_	\checkmark

Note TI06/TO06 and TI07/TO07 are shared with P50 and P51, respectively, in products other than the 78K0R/KE3-L.

Remark √: Mounted

The following operation modes can be specified in 1-bit units.

(1) Port mode

P10 to P17 function as an I/O port. P10 to P17 can be set to input or output port in 1-bit units using port mode register 1 (PM1). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 1 (PU1).

(2) Control mode

P10 to P17 function as timer I/O and real-time counter clock output.

(a) TI02 to TI07

These are the pins for inputting an external count clock/capture trigger to 16-bit timers 02 to 07.

(b) TO02 to TO07

These are the timer output pins of 16-bit timers 02 to 07.

(c) RTCDIV

This is the real-time counter clock (32 kHz division) output pin.

(d) RTCCL

This is the real-time counter clock (32 kHz original oscillation) output pin.

2.2.3 P20 to P27 (port 2)

P20 to P27 function as an I/O port. These pins also function as A/D converter analog input.

	78K0R/KC3-L (44-pin) (μPD78F100y: y = 0 to 3)	78K0R/KC3-L (48-pin) (μPD78F100y: y = 1 to 3)	78K0R/KD3-L (μPD78F100y: y = 4 to 6)	78K0R/KE3-L (μPD78F100y: y = 7 to 9)
P20/ANI0	\checkmark	\checkmark	\checkmark	\checkmark
P21/ANI1	\checkmark	\checkmark	\checkmark	\checkmark
P22/ANI2	\checkmark	\checkmark	\checkmark	\checkmark
P23/ANI3	\checkmark	\checkmark	\checkmark	\checkmark
P24/ANI4	\checkmark	\checkmark	\checkmark	\checkmark
P25/ANI5	\checkmark	\checkmark	\checkmark	\checkmark
P26/ANI6	\checkmark	\checkmark	\checkmark	\checkmark
P27/ANI7	\checkmark		\checkmark	

Remark √: Mounted

The following operation modes can be specified in 1-bit units.

(1) Port mode

P20 to P27 function as an I/O port. P20 to P27 can be set to input or output port in 1-bit units using port mode register 2 (PM2).

(2) Control mode

P20 to P27 function as A/D converter analog input pins (ANI0 to ANI7). When using these pins as analog input pins, see **11.6 (5)** ANI0/P20 to ANI7/P27, ANI8/P150 to ANI11/P153.

Caution ANI0/P20 to ANI7/P27 are set in the digital input (general-purpose port) mode after release of reset.

2.2.4 P30 to P33 (port 3)

P30 to P33 function as an I/O port. These pins also function as serial interface data I/O, clock I/O, and external interrupt request input.

Input to the P30 and P31 pins can be specified through a normal input buffer or a TTL input buffer in 1-bit units, using port input mode register 3 (PIM3).

Output from the P30 to P32 pins can be specified as normal CMOS output or N-ch open-drain output (VDD tolerance) in 1-bit units, using port output mode register 3 (POM3).

	78K0R/KC3-L (44-pin) (μPD78F100y: y = 0 to 3)	78K0R/KC3-L (48-pin) (μPD78F100y: y = 1 to 3)	78K0R/KD3-L (μPD78F100y: y = 4 to 6)	78K0R/KE3-L (μPD78F100y: y = 7 to 9)
P30/SO10/TxD1	\checkmark	\checkmark	\checkmark	\checkmark
P31/SI10/RxD1/ SDA10/INTP1	\checkmark	\checkmark	\checkmark	\checkmark
P32/SCK10/ SCL10/INTP2	\checkmark	\checkmark	\checkmark	\checkmark
P33	_	_	_	

Remark $\sqrt{}$: Mounted

The following operation modes can be specified in 1-bit units.

(1) Port mode

P30 to P33 function as an I/O port. P30 to P33 can be set to input or output port in 1-bit units using port mode register 3 (PM3). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 3 (PU3).

(2) Control mode

P30 to P33 function as serial interface data I/O, clock I/O, and external interrupt request input.

(a) SI10

This is a serial data input pin of serial interface CSI10.

(b) SO10

This is a serial data output pin of serial interface CSI10.

(c) SCK10

This is a serial clock I/O pin of serial interface CSI10.

(d) TxD1

This is a serial data output pin of serial interface UART1.

(e) RxD1

This is a serial data input pin of serial interface UART1.

(f) SDA10

This is a serial data I/O pin of serial interface for simplified I^2C .

(g) SCL10

This is a serial clock I/O pin of serial interface for simplified I^2C .

(h) INTP1, INTP2

These are the external interrupt request input pins for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

Caution To use P30/SO10/TxD1 and P32/SCK10/SCL10/INTP2 as general-purpose ports, set serial communication operation setting register 02 (SCR02) to the default status (0087H). In addition, clear port output mode register 3 (POM3) to 00H.

2.2.5 P40 to P43 (port 4)

P40 to P43 function as an I/O port. These pins also function as data I/O for a flash memory programmer/debugger and clock output.

	78K0R/KC3-L (44-pin) (μPD78F100y: y = 0 to 3)	78K0R/KC3-L (48-pin) (μPD78F100y: y = 1 to 3)	78K0R/KD3-L (μPD78F100y: y = 4 to 6)	78K0R/KE3-L (µPD78F100y: y = 7 to 9)
P40/TOOL0	\checkmark	\checkmark	\checkmark	\checkmark
P41/TOOL1	\checkmark	\checkmark	\checkmark	\checkmark
P42	_	-	-	\checkmark
P43	_	_	_	\checkmark

Remark $\sqrt{}$: Mounted

The following operation modes can be specified in 1-bit units.

(1) Port mode

P40 to P43 function as an I/O port. P40 to P43 can be set to input or output port in 1-bit units using port mode register 4 (PM4). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 4 (PU4). Be sure to connect an external pull-up resistor to P40 when on-chip debugging is enabled (by using an option byte).

(2) Control mode

P40 to P43 function as data I/O for a flash memory programmer/debugger and clock output.

(a) TOOL0

This is a data I/O pin for a flash memory programmer/debugger. Be sure to pull up this pin externally when on-chip debugging is enabled (pulling it down is prohibited).

(b) TOOL1

This is a clock output pin for a debugger.

When the on-chip debug function is used, P41/TOOL1 pin can be used as follows by the mode setting on the debugger.

1-line mode: can be used as a port (P41).

2-line mode: used as a TOOL1 pin and cannot be used as a port (P41).

Caution The function of the P40/TOOL0 pin varies as described in (a) to (c) below.

In the case of (b) or (c), make the specified connection.

- (a) In normal operation mode and when on-chip debugging is disabled (OCDENSET = 0) by an option byte (000C3H)
 - => Use this pin as a port pin (P40).
- (b) In normal operation mode and when on-chip debugging is enabled (OCDENSET = 1) by an option byte (000C3H)
 - => Connect this pin to VDD via an external resistor, and always input a high level to the pin before reset release.
- (c) When on-chip debug function is used, or in write mode of flash memory programmer
 => Use this pin as TOOL0.

Directly connect this pin to the on-chip debug emulator or a flash memory programmer, or pull it up by connecting it to V_{DD} via an external resistor.

2.2.6 P50 to P53 (port 5)

P50 to P53 function as an I/O port. These pins also function as real-time counter correction clock output and timer I/O.

	78K0R/KC3-L (44-pin) (μPD78F100y: y = 0 to 3)	78K0R/KC3-L (48-pin) (μPD78F100y: y = 1 to 3)	78K0R/KD3-L (μPD78F100y: y = 4 to 6)	78K0R/KE3-L (μPD78F100y: y = 7 to 9)
P50/TI06/TO06	\checkmark	\checkmark	\checkmark	P50 ^{Note}
P51/TI07/TO07	\checkmark	\checkmark	\checkmark	P51 Note
P52/RTC1HZ/ SLTI/SLTO	\checkmark	\checkmark	\checkmark	V
P53	-	-	-	\checkmark

Note TI06/TO06 and TI07/TO07 are shared only in the 78K0R/KC3-L and 78K0R/KD3-L. The 78K0R/KE3-L does not have a sharing function.

Remark √: Mounted

The following operation modes can be specified in 1-bit units.

(1) Port mode

P50 to P53 function as an I/O port. P50 to P53 can be set to input or output port in 1-bit units using port mode register 5 (PM5). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 5 (PU5).

(2) Control mode

P50 to P53 function as real-time counter correction clock output and timer I/O.

(a) RTC1HZ

This is the real-time counter correction clock (1 Hz) output pin.

(b) SLTI

This is used as a pin for inputting an external count clock or a capture trigger to 16-bit timers 00 and 01, by setting the input switching control register (ISC).

(c) SLTO

This is used as a timer output pin of 16-bit timers 00 and 01, by setting the input switching control register (ISC).

(d) TI06, TI07

These are the pins for inputting an external count clock/capture trigger to 16-bit timers 06 and 07.

(e) TO06, TO07

These are the timer output pins of 16-bit timers 06 and 07.

2.2.7 P60 and P61 (port 6)

P60 and P61 function as an I/O port. These pins also function as serial interface IICA data I/O and clock I/O.

	78K0R/KC3-L (44-pin) (μPD78F100y: y = 0 to 3)	78K0R/KC3-L (48-pin) (μPD78F100y: y = 1 to 3)	78K0R/KD3-L (μPD78F100y: y = 4 to 6)	78K0R/KE3-L (µPD78F100y: y = 7 to 9)
P60/SCL0	-	\checkmark	\checkmark	\checkmark
P61/SDA0	=		\checkmark	

Remark $\sqrt{}$: Mounted

The following operation modes can be specified in 1-bit units.

(1) Port mode

P60 and P61 function as an I/O port. P60 and P61 can be set to input port or output port in 1-bit units using port mode register 6 (PM6).

Output of P60 and P61 is N-ch open-drain output (6 V tolerance).

(2) Control mode

P60 and P61 function as serial interface IICA data I/O and clock I/O.

(a) SDA0

This is a serial data I/O pin of serial interface IICA.

(b) SCL0

This is a serial clock I/O pin of serial interface IICA.

2.2.8 P70 to P77 (port 7)

P70 to P77 function as an I/O port. These pins also function as key interrupt input, serial interface data I/O, clock I/O, and external interrupt request input.

Input to the P71, P72, P74, and P75 pins can be specified through a normal input buffer or a TTL input buffer in 1bit units, using port input mode register 7 (PIM7).

Output from the P70, P72, P73, and P75 pins can be specified as normal CMOS output or N-ch open-drain output (V_{DD} tolerance) in 1-bit units, using port output mode register 7 (POM7).

	78K0R/KC3-L (44-pin) (μPD78F100y: y = 0 to 3)	78K0R/KC3-L (48-pin) (μPD78F100y: y = 1 to 3)	78K0R/KD3-L (μPD78F100y: y = 4 to 6)	78K0R/KE3-L (μPD78F100y: y = 7 to 9)
P70/KR0/SO01/ INTP4	\checkmark	\checkmark	\checkmark	\checkmark
P71/KR1/SI01/ INTP5	\checkmark	\checkmark	\checkmark	\checkmark
P72/KR2/ SCK01/INTP6	\checkmark	\checkmark	\checkmark	\checkmark
P73/KR3/SO00/ TxD0	\checkmark	\checkmark	\checkmark	\checkmark
P74/KR4/SI00/ RxD0	\checkmark	\checkmark	\checkmark	V
P75/KR5/SCK00	\checkmark	\checkmark	\checkmark	
P76/KR6	-	-	\checkmark	\checkmark
P77/KR7	_	_	\checkmark	

Remark √: Mounted

The following operation modes can be specified in 1-bit units.

(1) Port mode

P70 to P77 function as an I/O port. P70 to P77 can be set to input or output port in 1-bit units using port mode register 7 (PM7). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 7 (PU7).

(2) Control mode

P70 to P77 function as key interrupt input, serial interface data I/O, clock I/O, and external interrupt request input.

(a) KR0 to KR7

These are key interrupt input pins.

(b) SI00, SI01

These are the serial data input pin of serial interface CSI00 and CSI01.

(c) SO00, SO01

These are the serial data output pin of serial interface CSI00 and CSI01.

(d) SCK00, SCK01

These are the serial clock I/O pins of serial interface CSI00 and CSI01.

(e) RxD0

This is a serial data input pin of serial interface UART0.

(f) TxD0

This is a serial data output pin of serial interface UART0.

(g) INTP4 to INTP6

These are the external interrupt request input pin for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

Caution To use P70/KR0/SO01/INTP4, P72/KR2/SCK01/INTP6, P73/KR3/SO00/TxD0, and P75/KR5/SCK00 as general-purpose ports, set serial communication operation setting registers 00 and 01 (SCR00 and SCR01) to the default status (0087H). In addition, clear port output mode register 7 (POM7) to 00H.

2.2.9 P80 to P83 (port 8)

P80 to P83 function as an I/O port. These pins also function as input voltages on the (+) side of comparators 0 and 1, input voltages on the (-) side of comparators 0 and 1, external interrupt request inputs, and programmable gain amplifier inputs.

Inputs to the P80 to P83 pins must be enabled or disabled in 1-bit units using port input mode register 8 (PIM8).

	78K0R/KC3-L (44-pin) (μPD78F100y: y = 0 to 3)	78K0R/KC3-L (48-pin) (μPD78F100y: y = 1 to 3)	78K0R/KD3-L (μPD78F100y: y = 4 to 6)	78K0R/KE3-L (μPD78F100y: y = 7 to 9)
P80/CMP0P/ INTP3/PGAI	\checkmark	\checkmark	\checkmark	\checkmark
P81/CMP0M	\checkmark	\checkmark	\checkmark	\checkmark
P82/CMP1P/ INTP7	\checkmark	\checkmark	\checkmark	\checkmark
P83/CMP1M	\checkmark	\checkmark	\checkmark	

Remark $\sqrt{}$: Mounted

The following operation modes can be specified in 1-bit units.

(1) Port mode

P80 to P83 function as an I/O port. P80 to P83 can be set to input port or output port in 1-bit units using port mode register 8 (PM8).

(2) Control mode

P80 to P83 function as input voltages on the (+) side of comparators 0 and 1, input voltages on the (-) side of comparators 0 and 1, external interrupt request inputs, and programmable gain amplifier inputs.

(a) CMP0P, CMP1P

These are the input voltage pins on the (+) sides of comparators 0 and 1.

(b) CMP0M, CMP1M

These are the input voltage pins on the (-) sides of comparators 0 and 1.

(c) INTP3, INTP7

These are the external interrupt request input pin for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

(d) PGAI

This is a programmable gain amplifier input pin.

2.2.10 P120 to P124 (port 12)

P120 functions as an I/O port. P121 to P124 function as ant input port. These pins also function as external interrupt request input, potential input for external low-voltage detection, connecting resonator for main system clock, connecting resonator for subsystem clock, and external clock input for main system clock.

	78K0R/KC3-L (44-pin) (μPD78F100y: y = 0 to 3)	78K0R/KC3-L (48-pin) (μPD78F100y: y = 1 to 3)	78K0R/KD3-L (μPD78F100y: y = 4 to 6)	78K0R/KE3-L (μPD78F100y: y = 7 to 9)
P120/INTP0/ EXLVI	\checkmark	\checkmark	\checkmark	\checkmark
P121/X1	\checkmark	\checkmark	\checkmark	\checkmark
P122/X2/ EXCLK	\checkmark	\checkmark	\checkmark	\checkmark
P123/XT1	\checkmark	\checkmark	\checkmark	\checkmark
P124/XT2	\checkmark	\checkmark	\checkmark	\checkmark

Remark √: Mounted

The following operation modes can be specified in 1-bit units.

(1) Port mode

P120 functions as an I/O port. P120 can be set to input or output port using port mode register 12 (PM12). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 12 (PU12). P121 to P124 function as an input port.

(2) Control mode

P120 to P124 function as external interrupt request input, potential input for external low-voltage detection, connecting resonator for main system clock, connecting resonator for subsystem clock, and external clock input for main system clock.

(a) INTP0

This is an external interrupt request input pin for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

(b) EXLVI

This is a potential input pin for external low-voltage detection.

(c) X1, X2

These are the pins for connecting a resonator for main system clock.

(d) EXCLK

This is an external clock input pin for main system clock.

(e) XT1, XT2

These are the pins for connecting a resonator for subsystem clock.

2.2.11 P140, P141 (port 14)

P140 functions as a 1-bit output port. P141 functions as a 1-bit I/O port. These pins also function as clock/buzzer output.

	78K0R/KC3-L (44-pin) (μPD78F100y: y = 0 to 3)	78K0R/KC3-L (48-pin) (μPD78F100y: y = 1 to 3)	78K0R/KD3-L (μPD78F100y: y = 4 to 6)	78K0R/KE3-L (μPD78F100y: y = 7 to 9)
P140/PCLBUZ0	-	\checkmark	\checkmark	\checkmark
P141/PCLBUZ1	_	_	_	

Remark $\sqrt{}$: Mounted

The following operation modes can be specified in 1-bit units.

(1) Port mode

P140 functions as a 1-bit output port.

P141 functions as a 1-bit I/O port. P141 can be set to input or output port in 1-bit units using port mode register 14 (PM14). Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 14 (PU14).

(2) Control mode

P140 and P141 function as clock/buzzer output.

(a) PCLBUZ0, PCLBUZ1

These are clock/buzzer output pins.

2.2.12 P150 to P153 (port 15)

P150 to P153 function as an I/O port. These pins also function as A/D converter analog input.

	78K0R/KC3-L (44-pin) (μPD78F100y: y = 0 to 3)	78K0R/KC3-L (48-pin) (μPD78F100y: y = 1 to 3)	78K0R/KD3-L (μPD78F100y: y = 4 to 6)	78K0R/KE3-L (μPD78F100y: y = 7 to 9)
P150/ANI8	\checkmark	\checkmark	\checkmark	\checkmark
P151/ANI9	\checkmark	\checkmark	\checkmark	\checkmark
P152/ANI10	-	\checkmark	\checkmark	\checkmark
P153/ANI11	_	_	_	

Remark $\sqrt{}$: Mounted

The following operation modes can be specified in 1-bit units.

(1) Port mode

P150 to P153 function as an I/O port. P150 to P153 can be set to input or output port in 1-bit units using port mode register 15 (PM15).

(2) Control mode

P150 to P153 function as A/D converter analog input pins (ANI8 to ANI11). When using these pins as analog input pins, see **11.6 (5)** ANI0/P20 to ANI7/P27 and ANI8/P150 to ANI11/P153.

Caution ANI8/P150 to ANI11/P153 are set in the digital input (general-purpose port) mode after release of reset.

	78K0R/KC3-L (44-pin) (μPD78F100y: y = 0 to 3)	78K0R/KC3-L (48-pin) (μPD78F100y: y = 1 to 3)	78K0R/KD3-L (μPD78F100y: y = 4 to 6)	78K0R/KE3-L (μPD78F100y: y = 7 to 9)
AVREF	\checkmark	\checkmark	\checkmark	\checkmark
AVss	\checkmark	\checkmark	\checkmark	\checkmark
Vdd	\checkmark	\checkmark	\checkmark	\checkmark
EVDD	-	-	-	\checkmark
Vss	\checkmark	\checkmark	\checkmark	\checkmark
EVss	_	_	_	\checkmark

2.2.13 AVREF, AVSS, VDD, EVDD, VSS, EVSS

(1) AVREF

This is the A/D converter and comparator reference voltage input pin and the positive power supply pin of P20 to P27, P150 to P153, P80 to P83, A/D converter, programmable gain amplifier, and comparator.

When all pins of port 2, port 15, and port 8 are used as the analog port pins, make the potential of AV_{REF} be such that 1.8 V \leq AV_{REF} \leq V_{DD}. When one or more of the pins of port 2, port 15, and port 8 are used as the digital port pins or when the A/D converter, programmable gain amplifier, and comparator are not used, make AV_{REF} the same potential as EV_{DD} or V_{DD}.

(2) AVss

This is the ground potential pin of A/D converter, programmable gain amplifier, comparator, P20 to P27, P150 to P153, and P80 to P83. Even when the A/D converter, programmable gain amplifier, and comparator are not used, always use this pin with the same potential as EVss or Vss.

(3) VDD, EVDD

 V_{DD} is the positive power supply pin for P121 to P124 and other than ports (other than the RESET pin and FLMD0 pin) ^{Note}.

EV_{DD} is the positive power supply pin for ports other than those of P20 to P27, P150 to P153, P80 to P83, and P121 to P124, as well as for the RESET pin and FLMD0 pin.

Note With products not provided with an EV_{DD} pin, use V_{DD} as the positive power supply pin for port pins other than P20 to P27, P150 to P153, and P80 to P83, as well as for pins other than those of ports.

(4) Vss, EVss

Vss is the ground potential pin for P121 to P124 and other than ports (other than the RESET pin and FLMD0 pin) ^{Note}. EVss is the ground potential pin for ports other than those of P20 to P27, P150 to P153, P80 to P83, and P121 to P124, as well as for the RESET pin and FLMD0 pin.

Note With products not provided with an EVss pin, use Vss as the ground potential pin for port pins other than P20 to P27, P150 to P153, P80 to P83, as well as for pins other than those of ports.


2.2.14 RESET

This is the active-low system reset input pin.

2.2.15 REGC

This is the pin for connecting regulator output (2.4 V) stabilization capacitance for internal operation. Connect this pin to Vss via a capacitor (0.47 to 1 μ F: target). However, when using the STOP mode that has been entered since operation of the internal high-speed oscillation clock and external main system clock, 0.47 μ F is recommended.

Also, use a capacitor with good characteristics, since it is used to stabilize internal voltage.



Caution Keep the wiring length as short as possible for the broken-line part in the above figure.

2.2.16 FLMD0

This is a pin for setting flash memory programming mode. Perform either of the following processing.

(a) In normal operation mode

It is recommended to leave this pin open during normal operation.

The FLMD0 pin must always be kept at the Vss level before reset release but does not have to be pulled down externally because it is internally pulled down by reset. However, pulling it down must be kept selected (i.e., FLMDPUP = "0", default value) by using bit 7 (FLMDPUP) of the background event control register (BECTL) (see **24.5 (1) Back ground event control register**). To pull it down externally, use a resistor of 200 k Ω or smaller.

Self programming and the rewriting of flash memory with the programmer can be prohibited using hardware, by directly connecting this pin to the Vss pin.

(b) In self programming mode

It is recommended to leave this pin open when using the self programming function. To pull it down externally, use a resistor of 100 k Ω to 200 k Ω .

In the self programming mode, the setting is switched to pull up in the self programming library.

(c) In flash memory programming mode

Directly connect this pin to a flash memory programmer when data is written by the flash memory programmer. This supplies a writing voltage of the VDD level to the FLMD0 pin.

The FLMD0 pin does not have to be pulled down externally because it is internally pulled down by reset. To pull it down externally, use a resistor of 1 k Ω to 200 k Ω .

2.3 Pin I/O Circuits and Recommended Connection of Unused Pins

Table 2-3 shows the types of pin I/O circuits and the recommended connections of unused pins.

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins			
P00/TI00	8-R	I/O	Input: Independently connect to EVDD or EVSS via a resistor.			
P01/TO00	5-AG		Output: Leave open.			
P10/TI02/TO02	8-R					
P11/TI03/TO03						
P12/TI04/TO04/RTCDIV/ RTCCL						
P13/TI05/TO05						
P14/TI06/TO06 Note 1						
P15/TI07/TO07 Note 1]					
P16]					
P17						
P20/ANI0 to P27/ANI7 ^{Note 2}	11-G		Input: Independently connect to AVREF or AVSS via a resistor. Output: Leave open.			
P30/SO10/TxD1	5-AG		Input: Independently connect to EV _{DD} or EV _{SS} via a resistor. Output: Leave open.			
P31/SI10/RxD1/SDA10/ INTP1	5-AN		<when n-ch="" open-drain=""> Output</when>			
P32/SCK10/SCL10/INTP2			 Set the port output latch to 0: Leave open. Set the port output latch to 1: Independently connect to EV_{DD} or EV_{SS} via a resistor. 			
P33	5-AG		Input: Independently connect to EV _{DD} or EV _{SS} via a resistor. Output: Leave open.			
P40/TOOL0	8-R		<when debugging="" enabled="" is="" on-chip=""> Pull this pin up (pulling it down is prohibited). <when debugging="" disabled="" is="" on-chip=""> Input: Independently connect to EVDD or EVSS via a resistor. Output: Leave open.</when></when>			
P41/TOOL1			Input: Independently connect to EV _{DD} or EV _{SS} via a resistor.			
P42	5-AG	7	Output: Leave open.			
P43						
P50/TI06/TO06 Note 3	8-R					
P51/TI07/TO07 Note 3]					
P52/RTC1HZ/SLTI/SLTO]					
P53	5-AG	7				

Table 2-3. Connection of Unused Pins (1/3)

Notes 1. TI06/TO06 and TI07/TO07 are shared with P50 and P51, respectively, in products other than the 78K0R/KE3-L.

- 2. P20/ANI0 to P27/ANI7 are set in the digital input port mode after release of reset.
- 3. TI06/TO06 and TI07/TO07 are shared with P14 and P15, respectively, in the 78K0R/KE3-L.

Remark With products not provided with an EVDD or EVss pin, replace EVDD with VDD, or replace EVss with Vss.

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P60/SCL0 P61/SDA0	13-R	I/O	 Input: Independently connect to EV_{DD} or EV_{SS} via a resistor. Output Set the port output latch to 0: Leave open. Set the port output latch to 1: Independently connect to EV_{DD} or EV_{SS} via a resistor.
P70/KR0/SO01/INTP4	8-R		 Input: Independently connect to EV_{DD} or EV_{SS} via a resistor. Output: Leave open. <when n-ch="" open-drain=""></when> Output Set the port output latch to 0: Leave open. Set the port output latch to 1: Independently connect to EV_{DD} or EV_{SS} via a resistor.
P71/KR1/SI01/INTP5	5-AN		Input: Independently connect to EV _{DD} or EV _{SS} via a resistor. Output: Leave open.
P72/KR2/SCK01/INTP6			Input: Independently connect to EVDD or EVSS via a resistor.
P73/KR3/SO00/TxD0	8-R		 Output: Leave open. <when n-ch="" open-drain=""></when> Output Set the port output latch to 0: Leave open. Set the port output latch to 1: Independently connect to EV_{DD} or EV_{SS} via a resistor.
P74/KR4/SI00/RxD0	5-AN		Input: Independently connect to EV _{DD} or EV _{SS} via a resistor. Output: Leave open.
P75/KR5/SCK00			Input: Independently connect to EV _{DD} or EV _{SS} via a resistor. Output: Leave open. <when n-ch="" open-drain=""> Output • Set the port output latch to 0: Leave open. • Set the port output latch to 1: Independently connect to EV_{DD} or EV_{SS} via a resistor.</when>
P76/KR6 P77/KR7	8-R		Input: Independently connect to EV _{DD} or EV _{SS} via a resistor. Output: Leave open.

Table 2-3. Connection of Unused Pins (2/3)

Remark With products not provided with an EVDD or EVss pin, replace EVDD with VDD, or replace EVss with Vss.

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P80/CMP0P/INTP3/PGAI	11-J	I/O	Input: Independently connect to AVREF or AVSS via a resistor.
P81/CMP0M	11-H		Output: Leave open.
P82/CMP1P/INTP7	11-l		
P83/CMP1M	11-H		
P120/INTP0/EXLVI	8-R		Input: Independently connect to EV _{DD} or EV _{SS} via a resistor. Output: Leave open.
P121/X1 ^{Note 1}	37-C	Input	Independently connect to EVDD or EVss via a resistor.
P122/X2/EXCLKNote 1			
P123/XT1 ^{Note 1}	37-B		
P124/XT2 ^{Note 1}			
P140/PCLBUZ0	3-C	Output	Leave open.
P141/PCLBUZ1	5-AG	I/O	Input: Independently connect to EV _{DD} or EV _{SS} via a resistor. Output: Leave open.
P150/ANI8 to P153/ANI11 ^{Note 2}	11-G		Input: Independently connect to AVREF or AVss via a resistor. Output: Leave open.
AVREF	_	_	$\label{eq:when one or more of P20 to P27, P150 to P153, or P80 to P83 are set as a digital port> Make this pin the same potential as EV_{DD} or V_{DD}. \mbox{When all of P20 to P27, P150 to P153, and P80 to P83 are set as analog ports> Make this pin to have a potential where 1.8 V \leq AV_{\text{REF}} \leq V_{\text{DD}}.$
AVss	_	-	Make this pin the same potential as EVss or Vss.
FLMD0	2-W	_	Leave open or connect to V_{SS} via a resistor of 100 $k\Omega$ or more.
RESET	2	Input	Connect directly to VDD or via a resistor.
REGC	-	-	Connect to Vss via capacitor (0.47 to 1 μ F: target).

	Table 2-2.	Connection	of Unused	Pins	(3/3)
--	------------	------------	-----------	------	-------

Notes 1. Use recommended connection above in input port mode (see Figure 5-2 Format of Clock Operation Mode Control Register (CMC)) when these pins are not used.

2. P150/ANI8 to P153/ANI11 are set in the digital input port mode after release of reset.

Remark With products not provided with an EVDD or EVss pin, replace EVDD with VDD, or replace EVss with Vss.





Figure 2-1. Pin I/O Circuit List (1/3)








Figure 2-1. Pin I/O Circuit List (3/3)

CHAPTER 3 CPU ARCHITECTURE

3.1 Memory Space

Products in the 78K0R/Kx3-L can access a 1 MB memory space. Figures 3-1 to 3-4 show the memory maps.





Figure 3-1. Memory Map (µPD78F1000)



2. When boot swap is not used: Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.

When boot swap is used: Set the option bytes to 000C0H to 000C3H and 010C0H to 010C3H, and the on-chip debug security IDs to 000C4H to 000CDH and 010C4H to 010CDH.

3. Writing boot cluster 0 can be prohibited depending on the setting of security (see 24.7 Security Setting).




Figure 3-2. Memory Map (µPD78F1001, 78F1004, 78F1007)

- **Notes 1.** Use of the area FFE20H to FFEDFH is prohibited when using the self-programming function. Since this area is used for self-programming library.
 - 2. When boot swap is not used: Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.

When boot swap is used: Set the option bytes to 000C0H to 000C3H and 010C0H to 010C3H, and the on-chip debug security IDs to 000C4H to 000CDH and 010C4H to 010CDH.

3. Writing boot cluster 0 can be prohibited depending on the setting of security (see 24.7 Security Setting).




Figure 3-3. Memory Map (µPD78F1002, 78F1005, 78F1008)

- **Notes 1.** Use of the area FFE20H to FFEDFH is prohibited when using the self-programming function. Since this area is used for self-programming library.
 - 2. When boot swap is not used: Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.
 - When boot swap is used: Set the option bytes to 000C0H to 000C3H and 010C0H to 010C3H, and the on-chip debug security IDs to 000C4H to 000CDH and 010C4H to 010CDH.
 - 3. Writing boot cluster 0 can be prohibited depending on the setting of security (see 24.7 Security Setting).





Figure 3-4. Memory Map (µPD78F1003, 78F1006, 78F1009)

- **Notes 1.** Use of the area FFE20H to FFEDFH and FF300H to FF6FFH are prohibited when using the self-programming function. Since this area is used for self-programming library.
 - 2. When boot swap is not used: Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.
 - When boot swap is used:Set the option bytes to 000C0H to 000C3H and 010C0H to 010C3H, and
the on-chip debug security IDs to 000C4H to 000CDH and 010C4H to
010CDH.
 - 3. Writing boot cluster 0 can be prohibited depending on the setting of security (see 24.7 Security Setting).



Remark The flash memory is divided into blocks (one block = 1 KB). For the address values and block numbers, see **Table 3-1 Correspondence Between Address Values and Block Numbers in Flash Memory**.

Correspondence between the address values and block numbers in the flash memory are shown below.

Address Value	Block Number	Address Value	Block Number	Address Value	Block Number	Address Value	Block Number
00000H to 003FFH	00H	04000H to 043FFH	10H	08000H to 083FFH	20H	0C000H to 0C3FFH	30H
00400H to 007FFH	01H	04400H to 047FFH	11H	08400H to 087FFH	21H	0C400H to 0C7FFH	31H
00800H to 00BFFH	02H	04800H to 04BFFH	12H	08800H to 08BFFH	22H	0C800H to 0CBFFH	32H
00C00H to 00FFFH	03H	04C00H to 04FFFH	13H	08C00H to 08FFFH	23H	0CC00H to 0CFFFH	33H
01000H to 013FFH	04H	05000H to 053FFH	14H	09000H to 093FFH	24H	0D000H to 0D3FFH	34H
01400H to 017FFH	05H	05400H to 057FFH	15H	09400H to 097FFH	25H	0D400H to 0D7FFH	35H
01800H to 01BFFH	06H	05800H to 05BFFH	16H	09800H to 09BFFH	26H	0D800H to 0DBFFH	36H
01C00H to 01FFFH	07H	05C00H to 05FFFH	17H	09C00H to 09FFFH	27H	0DC00H to 0DFFFH	37H
02000H to 023FFH	08H	06000H to 063FFH	18H	0A000H to 0A3FFH	28H	0E000H to 0E3FFH	38H
02400H to 027FFH	09H	06400H to 067FFH	19H	0A400H to 0A7FFH	29H	0E400H to 0E7FFH	39H
02800H to 02BFFH	0AH	06800H to 06BFFH	1AH	0A800H to 0ABFFH	2AH	0E800H to 0EBFFH	ЗАН
02C00H to 02FFFH	0BH	06C00H to 06FFFH	1BH	0AC00H to 0AFFFH	2BH	0EC00H to 0EFFFH	3BH
03000H to 033FFH	0CH	07000H to 073FFH	1CH	0B000H to 0B3FFH	2CH	0F000H to 0F3FFH	3CH
03400H to 037FFH	0DH	07400H to 077FFH	1DH	0B400H to 0B7FFH	2DH	0F400H to 0F7FFH	3DH
03800H to 03BFFH	0EH	07800H to 07BFFH	1EH	0B800H to 0BBFFH	2EH	0F800H to 0FBFFH	3EH
03C00H to 03FFFH	0FH	07C00H to 07FFFH	1FH	0BC00H to 0BFFFH	2FH	0FC00H to 0FFFFH	3FH

Remark *μ*PD78F1000:

Block numbers 00H to 0FH µPD78F1001, 78F1004, 78F1007: Block numbers 00H to 1FH µPD78F1002, 78F1005, 78F1008: Block numbers 00H to 2FH µPD78F1003, 78F1006, 78F1009: Block numbers 00H to 3FH

3.1.1 Internal program memory space

The internal program memory space stores the program and table data. 78K0R/Kx3-L products incorporate internal ROM (flash memory), as shown below.

Table 3-2.	Internal	ROM	Capacity
------------	----------	-----	----------

Part Number		Internal ROM
	Structure	Capacity
μPD78F1000	Flash memory	16384 \times 8 bits (00000H to 03FFFH)
μPD78F1001, 78F1004, 78F1007		32768 × 8 bits (00000H to 07FFFH)
μPD78F1002, 78F1005, 78F1008		49152 \times 8 bits (00000H to 0BFFFH)
μPD78F1003, 78F1006, 78F1009		65536 × 8 bits (00000H to 0FFFFH)

The internal program memory space is divided into the following areas.

(1) Vector table area

The 128-byte area 00000H to 0007FH is reserved as a vector table area. The program start addresses for branch upon reset or generation of each interrupt request are stored in the vector table area.

Of the 16-bit address, the lower 8 bits are stored at even addresses and the higher 8 bits are stored at odd addresses.

Vector Table Address	Interrupt Source	Vector Table Address	Interrupt Source
00000H	RESET input, POC, LVI,	00026H	INTSR1
	WDT, TRAP	00028H	INTSRE1
00004H	INTWDTI	0002AH	INTIICA ^{Note}
00006H	INTLVI	0002CH	INTTM00
00008H	INTP0	0002EH	INTTM01
0000AH	INTP1	00030H	INTTM02
0000CH	INTP2	00032H	INTTM03
0000EH	INTP3	00034H	INTAD
00010H	INTP4	00036H	INTRTC
00012H	INTP5	00038H	INTRTCI
00016H	INTCMP0	0003AH	INTKR
00018H	INTCMP1	00040H	INTMD
0001AH	INTDMA0	00042H	INTTM04
0001CH	INTDMA1	00044H	INTTM05
0001EH	INTST0/INTCSI00	00046H	INTTM06
00020H	INTSR0/INTCSI01	00048H	INTTM07
00022H	INTSRE0	0004AH	INTP6
00024H	INTST1/INTCSI10/INTIIC10	0004CH	INTP7

Table 3-3. Vector Table

Note This is not mounted onto 44-pin products of the 78K0R/KC3-L.

(2) CALLT instruction table area

The 64-byte area 00080H to 000BFH can store the subroutine entry address of a 2-byte call instruction (CALLT). Set the subroutine entry address to a value in a range of 00000H to 0FFFFH (because an address code is of 2 bytes).

To use the boot swap function, set a CALLT instruction table also at 01080H to 010BFH.

(3) Option byte area

A 4-byte area of 000C0H to 000C3H can be used as an option byte area. Set the option byte at 010C0H to 010C3H when the boot swap is used. For details, see **CHAPTER 23 OPTION BYTE**.

(4) On-chip debug security ID setting area

A 10-byte area of 000C4H to 000CDH and 010C4H to 010CDH can be used as an on-chip debug security ID setting area. Set the on-chip debug security ID of 10 bytes at 000C4H to 000CDH when the boot swap is not used and at 000C4H to 000CDH and 010C4H to 010CDH when the boot swap is used. For details, see **CHAPTER 25 ON-CHIP DEBUG FUNCTION**.


3.1.2 Mirror area

The 78K0R/Kx3-L mirrors the data flash area of 00000H to 0FFFFH, to F0000H to FFFFFH.

By reading data from F0000H to FFFFFH, the contents of the data flash can be read with the shorter code. However, the data flash area is not mirrored to the SFR, extended SFR, RAM, and use prohibited areas.

The mirror area can only be read and no instruction can be fetched from this area.

The following show examples.



Example µPD78F1001, 78F1004, 78F1007 (Flash memory: 32 KB, RAM: 1.5 KB)

3.1.3 Internal data memory space

78K0R/Kx3-L products incorporate the following RAMs.

Part Number	Internal RAM
μPD78F1000	1024 \times 8 bits (FFB00H to FFEFFH)
μPD78F1001, 78F1004, 78F1007	1536 \times 8 bits (FF900H to FFEFFH)
μPD78F1002, 78F1005, 78F1008	2048 × 8 bits (FF700H to FFEFFH)
μPD78F1003, 78F1006, 78F1009	3072×8 bits (FF300H to FFEFFH)

Table 3-4. Internal RAM Capacity

The 32-byte area FFEE0H to FFEFFH is assigned to four general-purpose register banks consisting of eight 8-bit registers per bank.

This area can be used as a program area where instructions are written and executed. However, executing instructions is disabled in the general-purpose register.

The internal high-speed RAM can also be used as a stack memory.

- Cautions 1. It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space for fetching instructions or as a stack area.
 - 2. While using the self-programming function, the area FFE20H to FFEFFH cannot be used as stack memory. Furthermore, the area FF300H to FF6FFH also cannot be used as stack memory with the μ PD78F1003, 78F1006, and 78F1009.

3.1.4 Special function register (SFR) area

On-chip peripheral hardware special function registers (SFRs) are allocated in the area FFF00H to FFFFH (see **Table 3-5** in **3.2.4** Special function registers (SFRs)).

Caution Do not access addresses to which SFRs are not assigned.

3.1.5 Extended special function register (2nd SFR: 2nd Special Function Register) area

On-chip peripheral hardware special function registers (2nd SFRs) are allocated in the area F0000H to F07FFH (see Table 3-6 in 3.2.5 Extended Special function registers (2nd SFRs: 2nd Special Function Registers)).

SFRs other than those in the SFR area (FFF00H to FFFFFH) are allocated to this area. An instruction that accesses the extended SFR area, however, is 1 byte longer than an instruction that accesses the SFR area.

Caution Do not access addresses to which extended SFRs are not assigned.

3.1.6 Data memory addressing

Addressing refers to the method of specifying the address of the instruction to be executed next or the address of the register or memory relevant to the execution of instructions.

Several addressing modes are provided for addressing the memory relevant to the execution of instructions for the 78K0R/Kx3-L, based on operability and other considerations. For areas containing data memory in particular, special addressing methods designed for the functions of special function registers (SFR) and general-purpose registers are available for use. Figures 3-5 to 3-8 show correspondence between data memory and addressing.




Figure 3-5. Correspondence Between Data Memory and Addressing (µPD78F1000)

Note Use of the area FFE20H to FFEDFH is prohibited when using the self-programming function. Since this area is used for self-programming library.







Figure 3-6. Correspondence Between Data Memory and Addressing (µPD78F1001, 78F1004, 78F1007)

Note Use of the area FFE20H to FFEDFH is prohibited when using the self-programming function. Since this area is used for self-programming library.





Note Use of the area FFE20H to FFEDFH is prohibited when using the self-programming function. Since this area is used for self-programming library.





Note Use of the area FFE20H to FFEDFH and FF300H to FF6FFH are prohibited when using the self-programming function. Since this area is used for self-programming library.

3.2 Processor Registers

The 78K0R/Kx3-L products incorporate the following processor registers.


3.2.1 Control registers

The control registers control the program sequence, statuses and stack memory. The control registers consist of a program counter (PC), a program status word (PSW) and a stack pointer (SP).

(1) Program counter (PC)

The program counter is a 20-bit register that holds the address information of the next program to be executed. In normal operation, PC is automatically incremented according to the number of bytes of the instruction to be fetched. When a branch instruction is executed, immediate data and register contents are set. Reset signal generation sets the reset vector table values at addresses 0000H and 0001H to the program counter.


Figure 3-9. Format of Program Counter



(2) Program status word (PSW)

The program status word is an 8-bit register consisting of various flags set/reset by instruction execution. Program status word contents are stored in the stack area upon vectored interrupt request is acknowledged or PUSH PSW instruction execution and are restored upon execution of the RETB, RETI and POP PSW instructions. Reset signal generation sets PSW to 06H.





(a) Interrupt enable flag (IE)

This flag controls the interrupt request acknowledge operations of the CPU.

When 0, the IE flag is set to the interrupt disabled (DI) state, and all maskable interrupt requests are disabled. When 1, the IE flag is set to the interrupt enabled (EI) state and interrupt request acknowledgment is controlled with an in-service priority flag (ISP1, ISP0), an interrupt mask flag for various interrupt sources, and a priority specification flag.

The IE flag is reset (0) upon DI instruction execution or interrupt acknowledgment and is set (1) upon EI instruction execution.

(b) Zero flag (Z)

When the operation result is zero, this flag is set (1). It is reset (0) in all other cases.

(c) Register bank select flags (RBS0, RBS1)

These are 2-bit flags to select one of the four register banks.

In these flags, the 2-bit information that indicates the register bank selected by SEL RBn instruction execution is stored.

(d) Auxiliary carry flag (AC)

If the operation result has a carry from bit 3 or a borrow at bit 3, this flag is set (1). It is reset (0) in all other cases.

(e) In-service priority flags (ISP1, ISP0)

This flag manages the priority of acknowledgeable maskable vectored interrupts. Vectored interrupt requests specified lower than the value of ISP0 and ISP1 by a priority specification flag register (PRn0L, PRn0H, PRn1L, PRn1H, PRn2L, PRn2H) (see **16.3 (3)**) can not be acknowledged. Actual request acknowledgment is controlled by the interrupt enable flag (IE).

Remark n = 0, 1


(f) Carry flag (CY)

This flag stores overflow and underflow upon add/subtract instruction execution. It stores the shift-out value upon rotate instruction execution and functions as a bit accumulator during bit operation instruction execution.

(3) Stack pointer (SP)

This is a 16-bit register to hold the start address of the memory stack area. Only the internal RAM area can be set as the stack area.

Figure 3-11. Format of Stack Pointer



The SP is decremented ahead of write (save) to the stack memory and is incremented after read (restored) from the stack memory.

Each stack operation saves data as shown in Figure 3-12.

- Caution 1. Since reset signal generation makes the SP contents undefined, be sure to initialize the SP before using the stack.
 - 2. It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space as a stack area.
 - 3. While using the self-programming function, the area FFE20H to FFEFFH cannot be used as stack memory. Furthermore, the area FF300H to FF6FFH also cannot be used as stack memory with the μ PD78F1003, 78F1006, and 78F1009.




Figure 3-12. Data to Be Saved to Stack Memory

3.2.2 General-purpose registers

General-purpose registers are mapped at particular addresses (FFEE0H to FFEFFH) of the data memory. The general-purpose registers consists of 4 banks, each bank consisting of eight 8-bit registers (X, A, C, B, E, D, L, and H).


Each register can be used as an 8-bit register, and two 8-bit registers can also be used in a pair as a 16-bit register (AX, BC, DE, and HL).

These registers can be described in terms of function names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL) and absolute names (R0 to R7 and RP0 to RP3).

Register banks to be used for instruction execution are set by the CPU control instruction (SEL RBn). Because of the 4-register bank configuration, an efficient program can be created by switching between a register for normal processing and a register for interrupts for each bank.


Caution It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space for fetching instructions or as a stack area.

Figure 3-13. Configuration of General-Purpose Registers



(a) Function name

(b) Absolute name



3.2.3 ES and CS registers

The ES register is used for data access and the CS register is used to specify the higher address when a branch instruction is executed.

The default value of the ES register after reset is 0FH, and that of the CS register is 00H.

	7	6	5	4	3	2	1	0
ES	0	0	0	0	ES3	ES2	ES1	ES0
	7	6	5	4	3	2	1	0
CS	0	0	0	0	CS3	CP2	CP1	CP0

Figure 3-14. Configuration of ES and CS Registers

3.2.4 Special function registers (SFRs)

Unlike a general-purpose register, each SFR has a special function.

SFRs are allocated to the FFF00H to FFFFFH area.

SFRs can be manipulated like general-purpose registers, using operation, transfer, and bit manipulation instructions. The manipulable bit units, 1, 8, and 16, depend on the SFR type.

Each manipulation bit unit can be specified as follows.

• 1-bit manipulation

Describe the symbol reserved by the assembler for the 1-bit manipulation instruction operand (sfr.bit). This manipulation can also be specified with an address.

• 8-bit manipulation

Describe the symbol reserved by the assembler for the 8-bit manipulation instruction operand (sfr). This manipulation can also be specified with an address.

• 16-bit manipulation

Describe the symbol reserved by the assembler for the 16-bit manipulation instruction operand (sfrp). When specifying an address, describe an even address.

Table 3-5 gives a list of the SFRs. The meanings of items in the table are as follows.

Symbol

Symbol indicating the address of a special function register. It is a reserved word in the RA78K0R, and is defined as an sfr variable using the #pragma sfr directive in the CC78K0R. When using the RA78K0R, ID78K0R-QB, and SM+ for 78K0R, symbols can be written as an instruction operand.

• R/W

Indicates whether the corresponding SFR can be read or written.

R/W: Read/write enable

R: Read only

W: Write only

Manipulable bit units

" $\sqrt{}$ " indicates the manipulable bit unit (1, 8, or 16). "-" indicates a bit unit for which manipulation is not possible.

After reset

Indicates each register status upon reset signal generation.

Caution Do not access addresses to which extended SFRs are not assigned.

Remark For extended SFRs (2nd SFRs), see 3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers).

Address	Special F	unction Register (SFR) Name	Symbol		R/W	Manipu	lable Bi	t Range	After Reset	7	7	7	~
, laarooo	opoolairi		Symbol I			1-bit	8-bit	16-bit		'8K0	'8Ko	'8K0	'8KC
										78K0R/KC3-L (44-pin)	78K0R/KC3-L (48-pin)	78K0R/KD3-L	78K0R/KE3-L
FFF00H	Port regi	ster 0	P0		R/W	\checkmark	\checkmark	-	00H	-	-	\checkmark	
FFF01H	Port regi	ster 1	P1		R/W	\checkmark	\checkmark	-	00H	\checkmark	\checkmark	\checkmark	
FFF02H	Port regi	ster 2	P2		R/W	\checkmark	\checkmark	-	00H	\checkmark	\checkmark	\checkmark	
FFF03H	Port regi	ster 3	P3		R/W	\checkmark	\checkmark	-	00H	\checkmark	\checkmark	\checkmark	
FFF04H	Port regi	ster 4	P4		R/W	\checkmark	\checkmark	-	00H	\checkmark	\checkmark	\checkmark	
FFF05H	Port regi	ster 5	P5		R/W	\checkmark	\checkmark	-	00H	\checkmark	\checkmark	\checkmark	
FFF06H	Port regi	ster 6	P6		R/W	\checkmark	\checkmark	-	00H	-	\checkmark	\checkmark	\checkmark
FFF07H	Port regi	ster 7	P7		R/W	\checkmark	\checkmark	-	00H	\checkmark	\checkmark	\checkmark	
FFF08H	Port regi	ster 8	P8		R/W	\checkmark	\checkmark	-	00H	\checkmark	\checkmark	\checkmark	\checkmark
FFF0CH	Port regi	ster 12	P12		R/W	\checkmark		-	Undefined	\checkmark	\checkmark	\checkmark	
FFF0EH	Port regi	ster 14	P14		R/W	\checkmark	\checkmark	-	00H	-	\checkmark	\checkmark	\checkmark
FFF0FH	Port regi	ster 15	P15		R/W	\checkmark		-	00H	\checkmark	\checkmark	\checkmark	
FFF10H	Serial da	ta register 00	TXD0/ SIO00	SDR00	R/W	-	\checkmark	\checkmark	0000H	\checkmark	\checkmark	V	\checkmark
FFF11H			-			_	_			\checkmark			
FFF12H	Serial da	ta register 01	RXD0/ SIO01	SDR01	R/W	-	V	V	0000H	\checkmark	\checkmark	V	\checkmark
FFF13H			-			_	-			\checkmark	\checkmark	\checkmark	
FFF18H	Timer da	ta register 00	TDR00		R/W	-	-	\checkmark	0000H	\checkmark	\checkmark	\checkmark	
FFF19H													
FFF1AH	Timer da	ta register 01	TDR01		R/W	-	-	\checkmark	0000H	\checkmark	\checkmark	\checkmark	
FFF1BH													
FFF1EH	10-bit A/	D conversion result register	ADCR		R	-	-	\checkmark	0000H	\checkmark	\checkmark	\checkmark	
FFF1FH		8-bit A/D conversion result register	ADCRH		R	_	V	_	00H	\checkmark	V	\checkmark	\checkmark
FFF20H	Port mod	de register 0	PM0		R/W	\checkmark	\checkmark	-	FFH	-	-	\checkmark	
FFF21H	Port mod	de register 1	PM1		R/W	\checkmark	\checkmark	-	FFH	\checkmark	\checkmark	\checkmark	
FFF22H	Port mod	de register 2	PM2		R/W	\checkmark	\checkmark	-	FFH	\checkmark	\checkmark	\checkmark	
FFF23H	Port mod	de register 3	PM3		R/W	\checkmark	\checkmark	-	FFH	\checkmark	\checkmark	\checkmark	
FFF24H	Port mod	de register 4	PM4		R/W	\checkmark	\checkmark	-	FFH	\checkmark	\checkmark	\checkmark	
FFF25H	Port mod	de register 5	PM5		R/W	\checkmark	\checkmark	-	FFH	\checkmark	\checkmark	\checkmark	
FFF26H	Port mod	de register 6	PM6		R/W	\checkmark	\checkmark	-	FFH	-	\checkmark	\checkmark	\checkmark
FFF27H	Port mod	de register 7	PM7		R/W	\checkmark	\checkmark	-	FFH	\checkmark	\checkmark	\checkmark	\checkmark
FFF28H	Port mod	de register 8	PM8		R/W	\checkmark	\checkmark	-	FFH	\checkmark	\checkmark	\checkmark	
FFF2CH	Port mod	de register 12	PM12		R/W	\checkmark		-	FFH	\checkmark	\checkmark	\checkmark	
FFF2EH	Port mod	de register 14	PM14		R/W	\checkmark	\checkmark	-	FEH	-			
FFF2FH	Port mod	de register 15	PM15		R/W	\checkmark		-	FFH	\checkmark	\checkmark	\checkmark	
FFF30H	A/D conv	verter mode register	ADM		R/W	\checkmark	\checkmark	-	00H	\checkmark	\checkmark	\checkmark	\checkmark

Table 3-5. SFR List (1/4)

Address	Special Function Register (SFR) Name	Symbol F		R/W	Manipu	lable Bi	t Range	After Reset	22	22	22	78
		-,			1-bit	8-bit	16-bit		78K0R/KC3-L (44-pin)	78K0R/KC3-L (48-pin)	78K0R/KD3-L	78K0R/KE3-L
FFF31H	Analog input channel specification register	ADS		R/W	V	V	-	00H	\checkmark	\checkmark	\checkmark	\checkmark
FFF37H	Key return mode register	KRM		R/W	\checkmark	\checkmark	-	00H	\checkmark	\checkmark	\checkmark	\checkmark
FFF38H	External interrupt rising edge enable register 0	EGP0		R/W	\checkmark	V	-	00H	V	\checkmark		V
FFF39H	External interrupt falling edge enable register 0	EGN0		R/W	\checkmark	\checkmark	-	00H	\checkmark	\checkmark	\checkmark	\checkmark
FFF3CH	Input switch control register	ISC		R/W	\checkmark	\checkmark	-	00H	\checkmark	\checkmark	\checkmark	\checkmark
FFF3EH	Timer input select register 0	TIS0		R/W	\checkmark	\checkmark	-	00H	\checkmark	\checkmark	\checkmark	\checkmark
FFF44H	Serial data register 02	TXD1/ SIO10	SDR02	R/W	-	V	\checkmark	0000H	\checkmark	\checkmark	\checkmark	V
FFF45H		_			-	_			\checkmark	\checkmark	\checkmark	\checkmark
FFF46H	Serial data register 03	RXD1	SDR03	R/W	-	\checkmark	\checkmark	0000H	\checkmark	\checkmark	\checkmark	\checkmark
FFF47H		-			-	_			\checkmark	\checkmark	\checkmark	\checkmark
FFF50H	IICA shift register	IICA		R/W	-	\checkmark	-	00H	-	\checkmark	\checkmark	\checkmark
FFF51H	IICA status register	IICS		R	\checkmark	\checkmark	-	00H	-	\checkmark	\checkmark	\checkmark
FFF52H	IICA flag register	IICF		R/W	\checkmark	\checkmark	-	00H	-	\checkmark	\checkmark	\checkmark
FFF64H FFF65H	Timer data register 02	TDR02		R/W	-	-		0000H	V	\checkmark	\checkmark	\checkmark
FFF66H FFF67H	Timer data register 03	TDR03		R/W	-	_		0000H	\checkmark	\checkmark	\checkmark	\checkmark
FFF68H FFF69H	Timer data register 04	TDR04		R/W	-	-	\checkmark	0000H	V	V	V	V
FFF6AH FFF6BH	Timer data register 05	TDR05		R/W	_	-	\checkmark	0000H	\checkmark	\checkmark		\checkmark
FFF6CH FFF6DH	Timer data register 06	TDR06		R/W	-	-	\checkmark	0000H	\checkmark	\checkmark		\checkmark
FFF6EH FFF6FH	Timer data register 07	TDR07		R/W	_	-	\checkmark	0000H	\checkmark	\checkmark	\checkmark	\checkmark
FFF90H	Sub-count register	RSUBC		R	-	-		0000H	\checkmark		\checkmark	\checkmark
FFF91H		050				.1		0011				
FFF92H	Second count register	SEC		R/W	-	V	-	00H	√ √	√ √	√ √	√ √
FFF93H	Minute count register	MIN		R/W	-	1	-	00H				_
FFF94H	Hour count register	HOUR		R/W	-	√	-	12H ^{Note}	V	V	V	V
FFF95H	Week count register	WEEK		R/W	-	V	-	00H	V		V	V
FFF96H	Day count register	DAY		R/W	-	√	-	01H		V	V	V
FFF97H	Month count register	MONTH	I	R/W	-	\checkmark	-	01H	\checkmark		\checkmark	\checkmark

Table 3-5. SFR List (2/4)

Note The value of this register is 00H if the AMPM bit (bit 3 of the RTCC0 register) is set to 1 after reset.

Address	Special Function Register (SFR) Name	Symbol		R/W	Manipu	lable Bi	t Range	After Reset	78	78	78	78
					1-bit	8-bit	16-bit		78K0R/KC3-L (44-pin)	78K0R/KC3-L (48-pin)	78K0R/KD3-L	78K0R/KE3-L
FFF98H	Year count register	YEAR		R/W	_	\checkmark	_	00H		\checkmark	\checkmark	\checkmark
FFF99H	Watch error correction register	SUBCU	D	R/W	-	\checkmark	-	00H	\checkmark	\checkmark	\checkmark	\checkmark
FFF9AH	Alarm minute register	ALARM	WM	R/W	-	\checkmark	-	00H	\checkmark	\checkmark	\checkmark	\checkmark
FFF9BH	Alarm hour register	ALARM	WH	R/W	-		=	12H	\checkmark	\checkmark	\checkmark	\checkmark
FFF9CH	Alarm week register	ALARM	ww	R/W	-		-	00H		\checkmark	\checkmark	\checkmark
FFF9DH	Real-time counter control register 0	RTCC0		R/W	\checkmark		-	00H		\checkmark	\checkmark	\checkmark
FFF9EH	Real-time counter control register 1	RTCC1		R/W	\checkmark		-	00H		\checkmark	\checkmark	\checkmark
FFF9FH	Real-time counter control register 2	RTCC2		R/W	\checkmark		_	00H		\checkmark	\checkmark	\checkmark
FFFA0H	Clock operation mode control register	CMC		R/W	-		_	00H		\checkmark	\checkmark	\checkmark
FFFA1H	Clock operation status control register	CSC		R/W	\checkmark		-	COH		\checkmark	\checkmark	\checkmark
FFFA2H	Oscillation stabilization time counter status register	OSTC		R	\checkmark	\checkmark	-	00H	\checkmark	\checkmark	V	V
FFFA3H	Oscillation stabilization time select register	OSTS		R/W	-	\checkmark	-	07H	V	\checkmark	V	V
FFFA4H	Clock control register	СКС		R/W	\checkmark	\checkmark	-	09H		\checkmark	\checkmark	\checkmark
FFFA5H	Clock output select register 0	CKS0		R/W	\checkmark		-	00H		\checkmark	\checkmark	\checkmark
FFFA6H	Clock output select register 1	CKS1		R/W	\checkmark		-	00H		\checkmark	\checkmark	\checkmark
FFFA8H	Reset control flag register	RESF		R	-		-	Undefined ^{Note 1}		\checkmark	\checkmark	\checkmark
FFFA9H	Low-voltage detection register	LVIM		R/W	\checkmark	\checkmark	-	00H ^{Note 2}		\checkmark	\checkmark	\checkmark
FFFAAH	Low-voltage detection level select register	LVIS		R/W	\checkmark	\checkmark		0EH ^{Note 3}	\checkmark	\checkmark	V	V
FFFABH	Watchdog timer enable register	WDTE		R/W	-	\checkmark	-	1A/9A ^{Note 4}	\checkmark	\checkmark	\checkmark	\checkmark
FFFB0H	DMA SFR address register 0	DSA0		R/W	-	\checkmark	-	00H	\checkmark	\checkmark	\checkmark	\checkmark
FFFB1H	DMA SFR address register 1	DSA1		R/W	-	\checkmark	-	00H	\checkmark	\checkmark	\checkmark	\checkmark
FFFB2H	DMA RAM address register 0L	DRA0L	DRA0	R/W	-	\checkmark	\checkmark	00H	\checkmark	\checkmark	\checkmark	\checkmark
FFFB3H	DMA RAM address register 0H	DRA0H		R/W	-	\checkmark		00H	\checkmark	\checkmark	\checkmark	\checkmark
FFFB4H	DMA RAM address register 1L	DRA1L	DRA1	R/W	-		\checkmark	00H	\checkmark	\checkmark	\checkmark	\checkmark
FFFB5H	DMA RAM address register 1H	DRA1H		R/W	-			00H		\checkmark	\checkmark	\checkmark
FFFB6H	DMA byte count register 0L	DBC0L	DBC0	R/W	-	\checkmark	\checkmark	00H		\checkmark	\checkmark	\checkmark
FFFB7H	DMA byte count register 0H	DBC0H		R/W	-			00H		\checkmark	\checkmark	\checkmark
FFFB8H	DMA byte count register 1L	DBC1L	DBC1	R/W	-		\checkmark	00H		\checkmark	\checkmark	\checkmark
FFFB9H	DMA byte count register 1H	DBC1H		R/W	-			00H	\checkmark	\checkmark	\checkmark	\checkmark
FFFBAH	DMA mode control register 0	DMC0		R/W	√	V	-	00H		\checkmark	\checkmark	
FFFBBH	DMA mode control register 1	DMC1		R/W	V	V	_	00H		\checkmark	\checkmark	
FFFBCH	DMA operation control register 0	DRC0		R/W	V	V	-	00H	V	V		
FFFBDH	DMA operation control register 1	DRC1		R/W	\checkmark		-	00H		\checkmark	\checkmark	\checkmark

Table 3-5. SFR List (3/4)

Notes 1. The reset value of RESF varies depending on the reset source.

2. The reset value of LVIM varies depending on the reset source and the setting of the option byte.

3. The reset value of LVIS varies depending on the reset source.

4. The reset value of WDTE is determined by the setting of the option byte.

Address	Special Function Register (SFR) Name	Symbol F		R/W	Manipu	lable Bi	t Range	After Reset	78	78	78	22
		,			1-bit	8-bit	16-bit		78K0R/KC3-L (44-pin)	78K0R/KC3-L (48-pin)	78K0R/KD3-L	78K0R/KE3-L
FFFBEH	Back ground event control register	BECTL		R/W		\checkmark	_	00H				
FFFC0H	_	PFCMD	Note	-	_	_	_	Undefined				\checkmark
FFFC2H	_	PFS ^{Note}		-	_	_	_	Undefined				\checkmark
FFFC4H	_	FLPMC	Note	-	_	_	_	Undefined				\checkmark
FFFD0H	Interrupt request flag register 2	IF2L	IF2	R/W			\checkmark	0000H				\checkmark
FFFD1H		_			_	_						
FFFD4H	Interrupt mask flag register 2	MK2L	MK2	R/W				FFFFH				\checkmark
FFFD5H		-			_	-						\checkmark
FFFD8H	Priority specification flag register 02	PR02L	PR02	R/W				FFFFH				
FFFD9H		_			_	_						\checkmark
FFFDCH	Priority specification flag register 12	PR12L	PR12	R/W				FFFFH				
FFFDDH		-			_	_						
FFFE0H	Interrupt request flag register 0L	IF0L	IF0	R/W				00H				
FFFE1H	Interrupt request flag register 0H	IF0H		R/W				00H				
FFFE2H	Interrupt request flag register 1L	IF1L	IF1	R/W			\checkmark	00H				\checkmark
FFFE3H	Interrupt request flag register 1H	IF1H		R/W				00H				
FFFE4H	Interrupt mask flag register 0L	MK0L	MK0	R/W				FFH				
FFFE5H	Interrupt mask flag register 0H	MK0H		R/W				FFH				\checkmark
FFFE6H	Interrupt mask flag register 1L	MK1L	MK1	R/W				FFH				
FFFE7H	Interrupt mask flag register 1H	MK1H		R/W				FFH				
FFFE8H	Priority specification flag register 00L	PR00L	PR00	R/W				FFH				
FFFE9H	Priority specification flag register 00H	PR00H		R/W				FFH				
FFFEAH	Priority specification flag register 01L	PR01L	PR01	R/W			\checkmark	FFH				
FFFEBH	Priority specification flag register 01H	PR01H		R/W				FFH				
FFFECH	Priority specification flag register 10L	PR10L	PR10	R/W			\checkmark	FFH				
FFFEDH	Priority specification flag register 10H	PR10H		R/W				FFH				
FFFEEH	Priority specification flag register 11L	PR11L	PR11	R/W				FFH				
FFFEFH	Priority specification flag register 11H	PR11H	1	R/W		\checkmark		FFH				\checkmark
FFFF0H	Multiplication/division data register A (L)	MDAL/N	IULA	R/W	-	-	\checkmark	0000H	\checkmark	\checkmark	\checkmark	\checkmark
FFFF1H												
FFFF2H	Multiplication/division data register A (H)	MDAH/N	IULB	R/W	-	-	\checkmark	0000H		\checkmark	\checkmark	\checkmark
FFFF3H												
FFFF4H	Multiplication/division data register B (H)	MDBH/N	NULOH	R/W	-	_	\checkmark	0000H		\checkmark	\checkmark	\checkmark
FFFF5H												
FFFF6H	Multiplication/division data register B (L)	MDBL/N	IULOL	R/W	-	-	\checkmark	0000H	\checkmark	\checkmark	\checkmark	\checkmark
FFFF7H												

Table 3-5. SFR List (4/4)

Note Do not directly operate this SFR, because it is to be used in the self programming library.

Remark For extended SFRs (2nd SFRs), see Table 3-6 Extended SFR (2nd SFR) List.

3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers)

Unlike a general-purpose register, each extended SFR (2nd SFR) has a special function.

Extended SFRs are allocated to the F0000H to F07FFH area. SFRs other than those in the SFR area (FFF00H to FFFFFH) are allocated to this area. An instruction that accesses the extended SFR area, however, is 1 byte longer than an instruction that accesses the SFR area.

Extended SFRs can be manipulated like general-purpose registers, using operation, transfer, and bit manipulation instructions. The manipulable bit units, 1, 8, and 16, depend on the SFR type.

Each manipulation bit unit can be specified as follows.

• 1-bit manipulation

Describe the symbol reserved by the assembler for the 1-bit manipulation instruction operand (!addr16.bit). This manipulation can also be specified with an address.

- 8-bit manipulation
 Describe the symbol reserved by the assembler for the 8-bit manipulation instruction operand (!addr16). This manipulation can also be specified with an address.
- 16-bit manipulation

Describe the symbol reserved by the assembler for the 16-bit manipulation instruction operand (!addr16). When specifying an address, describe an even address.

Table 3-6 gives a list of the extended SFRs. The meanings of items in the table are as follows.

• Symbol

Symbol indicating the address of an extended SFR. It is a reserved word in the RA78K0R, and is defined as an sfr variable using the #pragma sfr directive in the CC78K0R. When using the RA78K0R, ID78K0R-QB, and SM+ for 78K0R, symbols can be written as an instruction operand.

• R/W

Indicates whether the corresponding extended SFR can be read or written.

R/W: Read/write enable

- R: Read only
- W: Write only
- Manipulable bit units

" $\sqrt{}$ " indicates the manipulable bit unit (1, 8, or 16). "-" indicates a bit unit for which manipulation is not possible.

After reset

Indicates each register status upon reset signal generation.

Caution Do not access addresses to which extended SFRs are not assigned.

Remark For SFRs in the SFR area, see 3.2.4 Special function registers (SFRs).

Address	Special Function Register (SFR) Name	Symbol	R/W	Manipu	lable Bi	t Range	After Reset	7	~	~	7
/ 1001000		Cymbol	10,00	1-bit	8-bit	16-bit		78K0R/KC3-L (44-pin)	78K0R/KC3-L (48-pin)	78KOR/KD3-L	78KOR/KE3-L
					0.5.1			NR(K	NR/K	R/K	R/K
								C3	C3	D3-	Ξ
								۲ ۲	-L (~	ŕ	ŕ
								14-p	-9-p		
								in)	in)		
F0017H	A/D port configuration register	ADPC	R/W	-		_	10H				
F0030H	Pull-up resistor option register 0	PU0	R/W		√	_	00H	_	_	√	v
F0031H	Pull-up resistor option register 1	PU1	R/W			_	00H				
F0033H	Pull-up resistor option register 3	PU3	R/W	\checkmark		_	00H				
F0034H	Pull-up resistor option register 4	PU4	R/W			_	00H				\checkmark
F0035H	Pull-up resistor option register 5	PU5	R/W			_	00H				
F0037H	Pull-up resistor option register 7	PU7	R/W			_	00H				\checkmark
F003CH	Pull-up resistor option register 12	PU12	R/W			_	00H				\checkmark
F003EH	Pull-up resistor option register 14	PU14	R/W	\checkmark		_	00H	-	-	_	
F0043H	Port input mode register 3	PIM3	R/W	\checkmark		_	00H				
F0047H	Port input mode register 7	PIM7	R/W			_	00H				
F0048H	Port input mode register 8	PIM8	R/W	\checkmark		_	00H				
F0053H	Port output mode register 3	POM3	R/W			_	00H				
F0057H	Port output mode register 7	POM7	R/W			_	00H				
F0060H	Noise filter enable register 0	NFEN0	R/W			_	00H				
F0061H	Noise filter enable register 1	NFEN1	R/W			_	00H				
F0062H	Noise filter enable register 2	NFEN2	R/W			_	00H	\checkmark			\checkmark
F00E0H	Multiplication/division data register C (L)	MDCL	R	_	-		0000H				\checkmark
F00E2H	Multiplication/division data register C (H)	MDCH	R	-	_		0000H				\checkmark
F00E8H	Multiplication/division control register	MDUC	R/W			_	00H				\checkmark
F00F0H	Peripheral enable register 0	PER0	R/W	\checkmark		_	00H	\checkmark			\checkmark
F00F1H	Peripheral enable register 1	PER1	R/W	\checkmark		-	00H	\checkmark			\checkmark
F00F2H	Peripheral enable register 2	PER2	R/W	\checkmark		-	00H	\checkmark			\checkmark
F00F3H	Operation speed mode control register	OSMC	R/W	-		-	00H	\checkmark		\checkmark	\checkmark
F00F4H	Regulator mode control register	RMC	R/W	-		-	00H				\checkmark
F00F6H	20 MHz internal high-speed oscillation	DSCCTL	R/W			-	00H	\checkmark			\checkmark
	control register										
F00FEH	BCD adjust result register	BCDADJ	R	-	\checkmark	-	00H	\checkmark		\checkmark	\checkmark
F0100H	Serial status register 00	SSR00L SSR00	R	-	\checkmark	\checkmark	0000H			\checkmark	\checkmark
F0101H		-		-	-					\checkmark	\checkmark
F0102H	Serial status register 01	SSR01L SSR01	R	-		\checkmark	0000H				\checkmark
F0103H		-		-	-						\checkmark
F0104H	Serial status register 02	SSR02L SSR02	R	-		\checkmark	0000H				\checkmark
F0105H		-		-	-			\checkmark			\checkmark
F0106H	Serial status register 03	SSR03L SSR03	R	-	\checkmark	\checkmark	0000H	\checkmark		\checkmark	
F0107H		-						\checkmark	\checkmark	\checkmark	\checkmark
F0108H	Serial flag clear trigger register 00	SIR00L SIR00	R/W	-		\checkmark	0000H	\checkmark		\checkmark	
F0109H		-		-	-			\checkmark		\checkmark	
F010AH	Serial flag clear trigger register 01	SIR01L SIR01	R/W	-	\checkmark	\checkmark	0000H	\checkmark	\checkmark	\checkmark	
F010BH		-		-	-						\checkmark

Address	Special Function Register (SFR) Name	Symbol		R/W	Manipu	lable Bi	t Range	After Reset	78	78	78	78
		Symbol			1-bit	8-bit	16-bit		78K0R/KC3-L (44-pin)	78K0R/KC3-L (48-pin)	78KOR/KD3-L	78KOR/KE3-L
									7/KC	7/KC		
									-53-L	03-L	03-L	13-L
									- (44	- (48	ľ.	ľ
									-pin	8-pin		
									5	1)		
F010CH	Serial flag clear trigger register 02	SIR02L	SIR02	R/W	-	\checkmark	\checkmark	0000H			\checkmark	\checkmark
F010DH		_			-	-						\checkmark
F010EH	Serial flag clear trigger register 03	SIR03L	SIR03	R/W	-	\checkmark	\checkmark	0000H				\checkmark
F010FH		_			-	-						\checkmark
F0110H	Serial mode register 00	SMR00		R/W	-	-	\checkmark	0020H	\checkmark	\checkmark	\checkmark	\checkmark
F0111H												
F0112H	Serial mode register 01	SMR01		R/W	-	-	\checkmark	0020H			\checkmark	\checkmark
F0113H												
F0114H	Serial mode register 02	SMR02		R/W	-	-	\checkmark	0020H			\checkmark	\checkmark
F0115H												
F0116H	Serial mode register 03	SMR03		R/W	-	-	\checkmark	0020H				\checkmark
F0117H												
F0118H	Serial communication operation	SCR00		R/W	-	_	\checkmark	0087H				\checkmark
F0119H	setting register 00											
F011AH	Serial communication operation	SCR01		R/W	-	_		0087H				
F011BH	setting register 01											
F011CH	Serial communication operation	SCR02		R/W	-	_		0087H				
F011DH	setting register 02											
F011EH	Serial communication operation	SCR03		R/W	-	_		0087H				
F011FH	setting register 03											
F0120H	Serial channel enable status register 0	SE0L	SE0	R	\checkmark			0000H				
F0121H		_	1		-	_						
F0122H	Serial channel start register 0	SS0L	SS0	R/W	\checkmark			0000H				
F0123H		_			-	_						
F0124H	Serial channel stop register 0	STOL	ST0	R/W	\checkmark	\checkmark		0000H				
F0125H		_			_	_						
F0126H	Serial clock select register 0	SPS0L	SPS0	R/W	-			0000H				
F0127H		_			_	_						
F0128H	Serial output register 0	SO0		R/W	-	_		0F0FH				
F0129H												
F012AH	Serial output enable register 0	SOE0L	SOE0	R/W				0000H				
F012BH		_			-	_						
F0134H	Serial output level register 0	SOLOL	SOL0	R/W	-			0000H				
F0135H		_			_	_						
F0180H	Timer counter register 00	TCR00	1	R	_	_		FFFFH				
F0181H												
F0182H	Timer counter register 01	TCR01		R	_	_		FFFFH				
F0183H							,					
F0184H	Timer counter register 02	TCR02		R	_	_		FFFFH				
F0185H							,					
					1					1	L	

Table 3-6.	Extended SFR	(2nd SFR) List (2/4)
	Extended of fr		

Address	Special Function Register (SFR) Name	Symbol	R/W	Manipulable Bit Range		After Reset	7	7	7	7	
		-,		1-bit	8-bit	16-bit		78K0R/KC3-L (44-pin)	78K0R/KC3-L (48-pin)	78K0R/KD3-L	78K0R/KE3-L
								NKC	AKC AKC	JAKE	٦/KE
								Ϋ́		03-L	:3-L
								(44-	(48-		
								pin)	pin)		
Fotooli	T	70000	_			1		1	1	1	1
F0186H F0187H	Timer counter register 03	TCR03	R	-	-	\checkmark	FFFFH	\checkmark	\checkmark	V	\checkmark
F0188H	Timer counter register 04	TCR04	R		_		FFFFH			V	
F0189H								•			Ì
F018AH	Timer counter register 05	TCR05	R	_	-		FFFFH	\checkmark	\checkmark	\checkmark	\checkmark
F018BH											
F018CH	Timer counter register 06	TCR06	R	-	-		FFFFH	\checkmark	\checkmark	\checkmark	\checkmark
F018DH											
F018EH	Timer counter register 07	TCR07	R	-	-	\checkmark	FFFFH	\checkmark	\checkmark	\checkmark	\checkmark
F018FH						1					
F0190H	Timer mode register 00	TMR00	R/W	-	-	\checkmark	0000H	\checkmark	\checkmark	V	V
F0191H F0192H	Timor modo registor 01	TMR01	R/W	_			0000H				V
F0192H	Timer mode register 01		n/ vv	_	-	v		v	v	Ň	Ň
F0194H	Timer mode register 02	TMR02	R/W	_	_		0000H				
F0195H		-									
F0196H	Timer mode register 03	TMR03	R/W	_	-		0000H	\checkmark	\checkmark	\checkmark	\checkmark
F0197H											
F0198H	Timer mode register 04	TMR04	R/W	-	-	\checkmark	0000H	\checkmark	\checkmark	\checkmark	\checkmark
F0199H											
F019AH	Timer mode register 05	TMR05	R/W	-	-		0000H	V	V	V	\checkmark
F019BH F019CH	Timer mode register 06	TMR06	R/W	_			0000H				V
F019CH	Timer mode register 06	IMAUO	n/ vv	_	_	v	00000	v	v	Ň	Ň
F019EH	Timer mode register 07	TMR07	R/W	_	_		0000H				
F019FH		-									
F01A0H	Timer status register 00	TSR00	R	-	-		0000H	\checkmark	\checkmark	\checkmark	\checkmark
F01A1H											
F01A2H	Timer status register 01	TSR01	R	-	-	\checkmark	0000H	\checkmark	\checkmark	\checkmark	\checkmark
F01A3H											
F01A4H	Timer status register 02	TSR02	R	-	-	\checkmark	0000H	V	\checkmark	V	V
F01A5H	Timor status register 02	TODOO				al	000011				
F01A6H F01A7H	Timer status register 03	TSR03	R	-	-		0000H	V	V	V	V
F01A8H	Timer status register 04	TSR04	R	_	_		0000H				
F01A9H											
F01AAH	Timer status register 05	TSR05	R	-	_		0000H				
F01ABH											
F01ACH	Timer status register 06	TSR06	R	-	-	\checkmark	0000H		\checkmark		\checkmark
F01ADH											

Table 3-6. Extended SFR (2nd SFR) List (3/4)

Address	Special Function Register (SFR) Name	Symbol	R/W	Manipu	Manipulable Bit Range		After Reset	78	78	78	78
				1-bit	8-bit	16-bit		78K0R/KC3-L (44-pin)	78K0R/KC3-L (48-pin)	78K0R/KD3-L	78K0R/KE3-L
								- (44-pin)	- (48-pin)		
F01AEH	Timer status register 07	TSR07	R	-	-	\checkmark	0000H				\checkmark
F01AFH											
F01B0H	Timer channel enable status register 0	TE0	R	-	-	\checkmark	0000H	\checkmark	\checkmark	\checkmark	\checkmark
F01B1H											
F01B2H	Timer channel start register 0	TS0	R/W	-	-	\checkmark	0000H	\checkmark	\checkmark	\checkmark	
F01B3H											
F01B4H	Timer channel stop register 0	ТТО	R/W	-	-	\checkmark	0000H	\checkmark	\checkmark	\checkmark	\checkmark
F01B5H											
F01B6H	Timer clock select register 0	TPS0	R/W	-	-	\checkmark	0000H	\checkmark	\checkmark	\checkmark	\checkmark
F01B7H											
F01B8H	Timer output register 0	TO0	R/W	-	-	\checkmark	0000H	\checkmark	\checkmark	\checkmark	\checkmark
F01B9H											
F01BAH	Timer output enable register 0	TOE0	R/W	-	-	\checkmark	0000H	\checkmark	\checkmark	\checkmark	\checkmark
F01BBH											
F01BCH	Timer output level register 0	TOL0	R/W	-	-	\checkmark	0000H	\checkmark	\checkmark	\checkmark	
F01BDH											
F01BEH	Timer output mode register 0	TOM0	R/W	-	-		0000H	\checkmark	\checkmark	\checkmark	
F01BFH											
F0230H	IICA control register 0	IICCTL0	R/W	\checkmark	\checkmark	-	00H	-		\checkmark	
F0231H	IICA control register 1	IICCTL1	R/W	\checkmark	\checkmark	-	00H	-		\checkmark	
F0232H	IICA low-level width setting register	IICWL	R/W	-	V	-	FFH	-			
F0233H	IICA high-level width setting register	IICWH	R/W	-	V	-	FFH	-	V	\checkmark	V
F0234H	Slave address register	SVA	R/W	-	V	-	00H	-	V	\checkmark	V
F0240H	Programmable gain amplifier control register	OAM	R/W	V	V	-	00H	V	V	V	\checkmark
F0241H	Comparator 0 control register	COCTL	R/W	\checkmark	\checkmark	-	00H	\checkmark	\checkmark	\checkmark	
F0242H	Comparator 0 internal reference voltage setting register	CORVM	R/W	V	V	-	00H	\checkmark	\checkmark	\checkmark	\checkmark
F0243H	Comparator 1 control register	C1CTL	R/W	\checkmark	\checkmark	-	00H	\checkmark	\checkmark	\checkmark	
F0244H	Comparator 1 internal reference voltage setting register	C1RVM	R/W	\checkmark	V	-	00H	\checkmark	\checkmark	V	\checkmark

Table 3-6.	Extended SFR	(2nd SFR) List (4/4)
	Extended of fr		,

Remark For SFRs in the SFR area, see Table 3-5 SFR List.


3.3 Instruction Address Addressing

3.3.1 Relative addressing

[Function]

Relative addressing stores in the program counter (PC) the result of adding a displacement value included in the instruction word (signed complement data: -128 to +127 or -32768 to +32767) to the program counter (PC)'s value (the start address of the next instruction), and specifies the program address to be used as the branch destination. Relative addressing is applied only to branch instructions.

Figure 3-15. Outline of Relative Addressing




3.3.2 Immediate addressing

[Function]


Immediate addressing stores immediate data of the instruction word in the program counter, and specifies the program address to be used as the branch destination.

For immediate addressing, CALL !!addr20 or BR !!addr20 is used to specify 20-bit addresses and CALL !addr16 or BR !addr16 is used to specify 16-bit addresses. 0000 is set to the higher 4 bits when specifying 16-bit addresses.










3.3.3 Table indirect addressing

[Function]

Table indirect addressing specifies a table address in the CALLT table area (0080H to 00BFH) with the 5-bit immediate data in the instruction word, stores the contents at that table address and the next address in the program counter (PC) as 16-bit data, and specifies the program address. Table indirect addressing is applied only for CALLT instructions.

In the 78K0R microcontrollers, branching is enabled only to the 64 KB space from 00000H to 0FFFFH.

Figure 3-18. Outline of Table Indirect Addressing




3.3.4 Register direct addressing

[Function]

Register direct addressing stores in the program counter (PC) the contents of a general-purpose register pair (AX/BC/DE/HL) and CS register of the current register bank specified with the instruction word as 20-bit data, and specifies the program address. Register direct addressing can be applied only to the CALL AX, BC, DE, HL, and BR AX instructions.





3.4 Addressing for Processing Data Addresses

3.4.1 Implied addressing

[Function]


Instructions for accessing registers (such as accumulators) that have special functions are directly specified with the instruction word, without using any register specification field in the instruction word.

[Operand format]

Because implied addressing can be automatically employed with an instruction, no particular operand format is necessary.

Implied addressing can be applied only to MULU X.

Figure 3-20. Outline of Implied Addressing



3.4.2 Register addressing


[Function]

Register addressing accesses a general-purpose register as an operand. The instruction word of 3-bit long is used to select an 8-bit register and the instruction word of 2-bit long is used to select a 16-bit register.

[Operand format]

Identifier	Description
r	X, A, C, B, E, D, L, H
rp	AX, BC, DE, HL

Figure 3-21. Outline of Register Addressing



3.4.3 Direct addressing


[Function]

Direct addressing uses immediate data in the instruction word as an operand address to directly specify the target address.


[Operand format]

Identifier	Description
ADDR16	Label or 16-bit immediate data (only the space from F0000H to FFFFH is specifiable)
ES: ADDR16	Label or 16-bit immediate data (higher 4-bit addresses are specified by the ES register)

Figure 3-22. Example of ADDR16








3.4.4 Short direct addressing


[Function]

Short direct addressing directly specifies the target addresses using 8-bit data in the instruction word. This type of addressing is applied only to the space from FFE20H to FFF1FH.

[Operand format]

Identifier	Description
SADDR	Label, FFE20H to FFF1FH immediate data, or 0FE20H to 0FF1FH immediate data
	(only the space from FFE20H to FFF1FH is specifiable)
SADDRP	Label, FFE20H to FFF1FH immediate data, or 0FE20H to 0FF1FH immediate data (even address only) (only the space from FFE20H to FFF1FH is specifiable)





Remark SADDR and SADDRP are used to describe the values of addresses FE20H to FF1FH with 16-bit immediate data (higher 4 bits of actual address are omitted), and the values of addresses FFE20H to FFF1FH with 20-bit immediate data.

Regardless of whether SADDR or SADDRP is used, addresses within the space from FFE20H to FFF1FH are specified for the memory.

3.4.5 SFR addressing

[Function]

SFR addressing directly specifies the target SFR addresses using 8-bit data in the instruction word. This type of addressing is applied only to the space from FFF00H to FFFFFH.

[Operand format]

Identifier	Description
SFR	SFR name
SFRP	16-bit-manipulatable SFR name (even address only)




Figure 3-25. Outline of SFR Addressing

Memory

3.4.6 Register indirect addressing


[Function]


Register indirect addressing directly specifies the target addresses using the contents of the register pair specified with the instruction word as an operand address.


[Operand format]

Identifier	Description
-	[DE], [HL] (only the space from F0000H to FFFFFH is specifiable)
-	ES:[DE], ES:[HL] (higher 4-bit addresses are specified by the ES register)









3.4.7 Based addressing

[Function]

Based addressing uses the contents of a register pair specified with the instruction word as a base address, and 8-bit immediate data or 16-bit immediate data as offset data. The sum of these values is used to specify the target address.

[Operand format]

Identifier	Description
_	[HL + byte], [DE + byte], [SP + byte] (only the space from F0000H to FFFFFH is specifiable)
_	word[B], word[C] (only the space from F0000H to FFFFFH is specifiable)
_	word[BC] (only the space from F0000H to FFFFH is specifiable)
_	ES:[HL + byte], ES:[DE + byte] (higher 4-bit addresses are specified by the ES register)
_	ES:word[B], ES:word[C] (higher 4-bit addresses are specified by the ES register)
_	ES:word[BC] (higher 4-bit addresses are specified by the ES register)

Figure 3-28. Example of [SP+byte]






Figure 3-29. Example of [HL + byte], [DE + byte]













Figure 3-32. Example of ES:[HL + byte], ES:[DE + byte]









Figure 3-34. Example of ES:word[BC]



3.4.8 Based indexed addressing

[Function]

Based indexed addressing uses the contents of a register pair specified with the instruction word as the base address, and the content of the B register or C register similarly specified with the instruction word as offset address. The sum of these values is used to specify the target address.

[Operand format]

Identifier	Description
-	[HL+B], [HL+C] (only the space from F0000H to FFFFFH is specifiable)
-	ES:[HL+B], ES:[HL+C] (higher 4-bit addresses are specified by the ES register)






Figure 3-35. Example of [HL+B], [HL+C]





3.4.9 Stack addressing

[Function]

The stack area is indirectly addressed with the stack pointer (SP) contents. This addressing is automatically employed when the PUSH, POP, subroutine call, and return instructions are executed or the register is saved/restored upon generation of an interrupt request.

Stack addressing is applied only to the internal RAM area.

[Operand format]

Identifier	Description
_	PUSH AX/BC/DE/HL
	POP AX/BC/DE/HL
	CALL/CALLT
	RET
	BRK
	RETB (Interrupt request generated)
	RETI

CHAPTER 4 PORT FUNCTIONS

4.1 Port Functions

Pin I/O buffer power supplies depend on the product. The relationship between these power supplies and the pins is shown below.

Table 4-1. Pin I/O Buffer Power Supplies (AVREF, VDD)

• 78K0R/KC3-L: 44-pin plastic LQFP (10x10)

48-pin plastic TQFP (fine pitch) (7x7)

• 78K0R/KD3-L: 52-pin plastic LQFP (10x10)

Power Supply	Corresponding Pins			
AVREF	P20 to P27, P150 to P152 ^{№™} , P80 to P83			
VDD	• Port pins other than P20 to P27, P150 to P152 Note, P80 to P83			
	Pins other than port pins			

Note 44-pin products of the 78K0R/KC3-L do not have a P152 pin.

Table 4-2. Pin I/O Buffer Power Supplies (AVREF, EVDD, VDD)

78K0R/KE3-L: 64-pin plastic FBGA (5x5)
 64-pin plastic TQFP (fine pitch) (7x7)
 64-pin plastic LQFP (fine pitch) (10x10)
 64-pin plastic LQFP (12x12)

Power Supply	Corresponding Pins			
AVREF	P20 to P27, P150 to P153, P80 to P83			
EVdd	Port pins other than P20 to P27, P150 to P153, P80 to P83, and P121 to P124 RESET pin and FLMD0 pin			
V _{DD}	 P121 to P124 Pins other than port pins (other than the RESET pin and FLMD0 pin) 			

78K0R/Kx3-L microcontrollers are provided with digital I/O ports, which enable variety of control operations. The functions of each port are shown in Table 4-3.

In addition to the function as digital I/O ports, these ports have several alternate functions. For details of the alternate functions, see **CHAPTER 2 PIN FUNCTIONS**.

Table 4-2.	Port	Functions	(1/2)
------------	------	-----------	-------

KC3-L (44-pin)	KC3-L (48-pin)	KD3-L	KE3-L	Function Name	I/O	Function	After Reset	Alternate Function
_	-	\checkmark		P00	I/O	Port 0. I/O port.	Input port	T100
_	-	\checkmark	\checkmark	P01		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		ТО00
\checkmark	\checkmark	\checkmark	\checkmark	P10	I/O	Port 1.	Input port	TI02/TO02
\checkmark	\checkmark	\checkmark	\checkmark	P11		I/O port.		TI03/TO03
\checkmark	\checkmark	\checkmark		P12		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		TI04/TO04/ RTCDIV/RTCCL
\checkmark	\checkmark	\checkmark	\checkmark	P13		specified by a software setting.		TI05/TO05
-	-	-	\checkmark	P14				TI06/TO06
-	-	-	\checkmark	P15				TI07/TO07
-	-	-	\checkmark	P16				-
-	-	-	\checkmark	P17				_
\checkmark	\checkmark	\checkmark	\checkmark	P20 to P27	I/O	Port 2. I/O port. Input/output can be specified in 1-bit units.	Digital input port	ANI0 to ANI7
\checkmark	\checkmark	\checkmark	\checkmark	P30	I/O	Port 3.	Input port	SO10/TxD1
\checkmark	\checkmark	\checkmark	\checkmark	P31		I/O port. Input of P31 and P32 can be set to TTL buffer.		SI10/RxD1/SDA10 /INTP1
\checkmark	\checkmark	\checkmark	\checkmark	P32		Output of P30 to P32 can be set to N-ch open- drain output (VDD tolerance). Input/output can be specified in 1-bit units.		SCK10/SCL10/ INTP2
_	-	-		P33		Use of an on-chip pull-up resistor can be specified by a software setting.		-
\checkmark	\checkmark	\checkmark	\checkmark	P40 ^{Note 2}	I/O	Port 4.	Input port	TOOL0
\checkmark	\checkmark	\checkmark	\checkmark	P41	1	I/O port.		TOOL1
_	-	-	\checkmark	P42		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be		_
-	-	-	\checkmark	P43		specified by a software setting.		_
\checkmark	\checkmark	\checkmark	\checkmark	P50	I/O	Port 5.	Input port	TI06/TO06 Note 1
\checkmark	\checkmark	\checkmark	\checkmark	P51		I/O port.		TI07/TO07 Note 1
\checkmark	\checkmark		\checkmark	P52		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		RTC1HZ/SLTI/ SLTO
_	_	_	\checkmark	P53				

Notes 1. TI06/TO06 and TI07/TO07 are shared only in the 78K0R/KC3-L and 78K0R/KD3-L. The 78K0R/KE3-L does not have a sharing function.

2. If on-chip debugging is enabled by using an option byte, be sure to pull up the P40/TOOL0 pin externally (see Caution in 2.2.5 P40 to P43 (port 4)).

Table 4-2.	Port Functions	(2/2)
		(~~~)

KC3-L (44-pin)	KC3-L (48-pin)	KD3-L	KE3-L	Function Name	I/O	Function	After Reset	Alternate Function
_	\checkmark		\checkmark	P60	I/O	Port 6. I/O port.	Input port	SCL0
-		\checkmark		P61		Output of P60 and P61 is N-ch open-drain output (6 V tolerance). Input/output can be specified in 1-bit units.		SDA0
\checkmark		\checkmark		P70	I/O	Port 7.	Input port	KR0/SO01/INTP4
\checkmark		\checkmark		P71		I/O port.		KR1/SI01/INTP5
\checkmark	\checkmark		\checkmark	P72		Input of P71, P72, P74, and P75 can be set to TTL buffer. Output of P70, P72, P73, and P75 can be set to		KR2/SCK01/ INTP6
\checkmark		\checkmark		P73		N-ch open-drain output (V_{DD} tolerance).		KR3/SO00/TxD0
	\checkmark	\checkmark		P74		Input/output can be specified in 1-bit units.		KR4/SI00/RxD0
	\checkmark	\checkmark		P75		Use of an on-chip pull-up resistor can be		KR5/SCK00
-	-	\checkmark		P76		specified by a software setting.		KR6
-	-	\checkmark		P77				KR7
\checkmark	\checkmark		\checkmark	P80	I/O	Port 8. I/O port.	Analog input	CMP0P/INTP3/ PGAI
\checkmark		\checkmark		P81		Inputs/output can be specified in 1-bit units.		CMP0M
\checkmark	\checkmark			P82		Inputs of P80 to P83 can be set as comparator inputs or programmable gain amplifier inputs.		CMP1P/INTP7
\checkmark		\checkmark		P83				CMP1M
\checkmark		\checkmark		P120	I/O	Port 12.	Input port	INTP0/EXLVI
\checkmark	\checkmark	\checkmark	\checkmark	P121	Input	I/O port and input port.		X1
\checkmark	\checkmark	\checkmark	\checkmark	P122		For only P120, input/output can be specified in 1- bit units.		X2/EXCLK
\checkmark	\checkmark	\checkmark	\checkmark	P123		For only P120, use of an on-chip pull-up resistor		XT1
\checkmark	\checkmark	\checkmark		P124		can be specified by a software setting.		XT2
-	\checkmark	\checkmark	\checkmark	P140	Outpu t	Port 14. Output port and I/O port.	Output port	PCLBUZ0
_	_	_	\checkmark	P141	I/O	For only P141, input/output can be specified. For only P141, use of an on-chip pull-up resistor can be specified by a software setting.	Input port	PCLBUZ1
\checkmark	\checkmark	\checkmark	\checkmark	P150	I/O	Port 15.	Digital input	ANI8
\checkmark		\checkmark	\checkmark	P151		I/O port.	port	ANI9
_	\checkmark	\checkmark	\checkmark	P152		Input/output can be specified in 1-bit units.		ANI10
	_	-	\checkmark	P153				ANI11

4.2 Port Configuration

Ports include the following hardware.

Table 4-4.	Port Configuration
------------	--------------------

Item	Configuration
Control registers	78K0R/KC3-L (44-pin products)
	Port mode registers (PM1 to PM5, PM7, PM8, PM12, PM15) Port registers (P1 to P5, P7, P8, P12, P15) Pull-up resistor option registers (PU1, PU3 to PU5, PU7, PU12) Port input mode registers (PIM3, PIM7, PIM8)
	Port output mode registers (POM3, POM7) A/D port configuration register (ADPC)
	78K0R/KC3-L (48-pin products)
	Port mode registers (PM1 to PM8, PM12, PM15) Port registers (P1 to P8, P12, P14, P15) Pull-up resistor option registers (PU1, PU3 to PU5, PU7, PU12) Port input mode registers (PIM3, PIM7, PIM8) Port output mode registers (POM3, POM7) A/D port configuration register (ADPC)
	• 78K0R/KD3-L
	Port mode registers (PM0 to PM8, PM12, PM15) Port registers (P0 to P8, P12, P14, P15) Pull-up resistor option registers (PU0, PU1, PU3 to PU5, PU7, PU12) Port input mode registers (PIM3, PIM7, PIM8) Port output mode registers (POM3, POM7) A/D port configuration register (ADPC)
	• 78K0R/KE3-L
	Port mode registers (PM0 to PM8, PM12, PM14, PM15) Port registers (P0 to P8, P12, P14, P15) Pull-up resistor option registers (PU0, PU1, PU3 to PU5, PU7, PU12, PU14) Port input mode registers (PIM3, PIM7, PIM8) Port output mode registers (POM3, POM7) A/D port configuration register (ADPC)
Port	• 78K0R/KC3-L (44-pin products)
	Total: 37 (CMOS I/O: 33, CMOS input: 4) • 78K0R/KC3-L (48-pin products)
	 Total: 41 (CMOS I/O: 34, CMOS input: 4, CMOS output: 1, N-ch open drain I/O: 2) 78K0R/KD3-L
	Total: 45 (CMOS I/O: 38, CMOS input: 4, CMOS output: 1, N-ch open drain I/O: 2) • 78K0R/KE3-L
Pull up register	Total: 55 (CMOS I/O: 48, CMOS input: 4, CMOS output: 1, N-ch open drain I/O: 2)
Pull-up resistor	 78K0R/KC3-L (44-pin products) Total: 19 78K0R/KC3-L (48-pin products) Total: 19 78K0R/KD3-L Total: 23
	• 78K0R/KE3-L Total: 32

4.2.1 Port 0

	78K0R/KC3-L (44-pin) (μPD78F100y: y = 0 to 3)	78K0R/KC3-L (48-pin) (μPD78F100y: y = 1 to 3)	78K0R/KD3-L (μPD78F100y: y = 4 to 6)	78K0R/KE3-L (μPD78F100y: y = 7 to 9)
P00/T100	-	-	\checkmark	\checkmark
P11/TO00	_	_		

Port 0 is an I/O port with an output latch. Port 0 can be set to the input mode or output mode in 1-bit units using port mode register 0 (PM0). When the P00 and P01 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 0 (PU0).


This port can also be used for timer I/O.

Reset signal generation sets port 0 to input mode.

Figures 4-1 and 4-2 show block diagrams of port 0.


Caution To use P01/TO00 as a general-purpose port, set bit 0 (TO00) of timer output register 0 (TO0) and bit 0 (TOE00) of timer output enable register 0 (TOE0) to "0", which is the same as their default status setting.

Figure 4-1. Block Diagram of P00



- P0: Port register 0
- PU0: Pull-up resistor option register 0
- PM0: Port mode register 0
- RD: Read signal
- WRxx: Write signal

Figure 4-2. Block Diagram of P01



- RD: Read signal
- WRxx: Write signal

4.2.2 Port 1

	78K0R/KC3-L (44-pin) (μPD78F100y: y = 0 to 3)	78K0R/KC3-L (48-pin) (μPD78F100y: y = 1 to 3)	78K0R/KD3-L (μPD78F100y: y = 4 to 6)	78K0R/KE3-L (μPD78F100y: y = 7 to 9)
P10/TI02/TO02	\checkmark	\checkmark	\checkmark	\checkmark
P11/TI03/TO03	\checkmark	\checkmark	\checkmark	\checkmark
P12/TI04/TO04/ RTCDIV/RTCCL	\checkmark	\checkmark	\checkmark	\checkmark
P13/TI05/TO05	\checkmark	\checkmark	\checkmark	\checkmark
P14/TI06/TO06	Note	Note	Note	\checkmark
P15/TI07/TO07	Note	Note	Note	\checkmark
P16	_	_	_	\checkmark
P17	_	-	_	\checkmark

Note TI06/TO06 and TI07/TO07 are shared with P50 and P51, respectively, in products other than the 78K0R/KE3-L.

Remark $\sqrt{}$: Mounted

Port 1 is an I/O port with an output latch. Port 1 can be set to the input mode or output mode in 1-bit units using port mode register 1 (PM1). When the P10 to P17 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 1 (PU1).

This port can also be used for timer I/O and real-time counter clock output.

Reset signal generation sets port 1 to input mode.

Figures 4-3 and 4-4 show block diagrams of port 1.

Caution To use P10/TI02/TO02, P11/TI03/TO03, P12/TI04/TO04/RTCDIV/RTCCL, P13/TI05/TO05, P14/TI06/TO06, or P15/TI07/TO07 as a general-purpose port, set bits 2 to 7 (TO02 to TO07) of timer output register 0 (TO0) and bits 2 to 7 (TOE02 to TOE07) of timer output enable register 0 (TOE0) to "0", which is the same as their default status setting.

EVDD WRPU Ş PU1 PU10 to PU15 - P-ch Alternate function RD Selector Internal bus WRPORT P1 Output latch ⑦ P10/TI02/TO02, (P10 to P15) P11/TI03/TO03, WRPM P12/TI04/TO04/RTCDIV/RTCCL, PM1 P13/TI05/TO05, P14/TI06/TO06, PM10 to PM15 P15/TI07/TO07 Alternate function P1: Port register 1

Figure 4-3. Block Diagram of P10 to P15

- P1:Port register 1PU1:Pull-up resistor option register 1
- PM1: Port mode register 1
- RD: Read signal
- WR××: Write signal




Figure 4-4. Block Diagram of P16 and P17

- P1: Port register 1
- PU1: Pull-up resistor option register 1
- PM1: Port mode register 1
- RD: Read signal
- WR××: Write signal

	78K0R/KC3-L (44-pin) (μPD78F100y: y = 0 to 3)	78K0R/KC3-L (48-pin) (μPD78F100y: y = 1 to 3)	78K0R/KD3-L (μPD78F100y: y = 4 to 6)	78K0R/KE3-L (μPD78F100y: y = 7 to 9)
P20/ANI0	\checkmark	\checkmark	\checkmark	
P21/ANI1	\checkmark	\checkmark	\checkmark	
P22/ANI2	\checkmark	\checkmark	\checkmark	\checkmark
P23/ANI3	\checkmark	\checkmark	\checkmark	\checkmark
P24/ANI4	\checkmark	\checkmark	\checkmark	\checkmark
P25/ANI5	\checkmark	\checkmark	\checkmark	\checkmark
P26/ANI6			\checkmark	
P27/ANI7		\checkmark	\checkmark	

4.2.3 Port 2

Remark $\sqrt{}$: Mounted

Port 2 is an I/O port with an output latch. Port 2 can be set to the input mode or output mode in 1-bit units using port mode register 2 (PM2).

This port can also be used for A/D converter analog input.

To use P20/ANI0 to P27/ANI7 as digital input pins, set them in the digital I/O mode by using the A/D port configuration register (ADPC) and in the input mode by using PM2. Use these pins starting from the lower bit.

To use P20/ANI0 to P27/ANI7 as digital output pins, set them in the digital I/O mode by using ADPC and in the output mode by using PM2.

To use P20/ANI0 to P27/ANI7 as analog input pins, set them in the analog input mode by using the A/D port configuration register (ADPC) and in the input mode by using PM2. Use these pins starting from the upper bit.


ADPC	PM2	ADS	P20/ANI0 to P27/ANI7 Pins
Digital I/O selection	Input mode	_	Digital input
	Output mode	-	Digital output
Analog input selection	Input mode	Selects ANI.	Analog input (to be converted)
		Does not select ANI.	Analog input (not to be converted)
	Output mode	Selects ANI.	Setting prohibited
		Does not select ANI.	

Table 4-5. Setting Functions of P20/ANI0 to P27/ANI7 Pins

All P20/ANI0 to P27/ANI7 are set in the digital input mode when the reset signal is generated. Figure 4-5 shows a block diagram of port 2.

Caution Make the AVREF pin the same potential as the VDD pin when port 2 is used as a digital port.





- P2: Port register 2
- PM2: Port mode register 2

RD: Read signal

4.2.4 Port 3

	78K0R/KC3-L (44-pin) (μPD78F100y: y = 0 to 3)	78K0R/KC3-L (48-pin) (μPD78F100y: y = 1 to 3)	78K0R/KD3-L (μPD78F100y: y = 4 to 6)	78K0R/KE3-L (μPD78F100y: y = 7 to 9)
P30/SO10/TxD1	\checkmark	\checkmark	\checkmark	\checkmark
P31/SI10/RxD1/ SDA10/INTP1	\checkmark	\checkmark	\checkmark	\checkmark
P32/SCK10/ SCL10/INTP2	\checkmark	\checkmark	\checkmark	\checkmark
P33	-	-	_	\checkmark

Remark $\sqrt{}$: Mounted

Port 3 is an I/O port with an output latch. Port 3 can be set to the input mode or output mode in 1-bit units using port mode register 3 (PM3). When the P30 to P33 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 3 (PU3).

Input to the P31 and P32 pins can be specified through a normal input buffer or a TTL input buffer in 1-bit units using port input mode register 3 (PIM3).

Output from the P30 to P32 pins can be specified as N-ch open-drain output (VDD tolerance) in 1-bit units using port output mode register 3 (POM3).


This port can also be used for serial interface data I/O, clock I/O, and external interrupt request input.

Reset signal generation sets port 3 to input mode.

Figures 4-6 to 4-8 show block diagrams of port 3.

Caution To use P30/SO10/TxD1, P31/SI10/RxD1/SDA10/INTP1, P32/SCK10/SCL10/INTP2 as a generalpurpose port, note the serial array unit setting. For details, refer to Table 12-7 Relationship Between Register Settings and Pins (Channel 2: CSI10, UART1 Transmission, IIC10) and Table 12-8 Relationship Between Register Settings and Pins (Channel 3: UART1 Reception).





- RD: Read signal
- WR××: Write signal





Figure 4-7. Block Diagram of P31 and P32

- P3: Port register 3
- PU3: Pull-up resistor option register 3
- PIM3: Port input mode register 3
- POM3: Port output mode register 3
- PM3: Port mode register 3
- RD: Read signal
- WR××: Write signal

Figure 4-8. Block Diagram of P33



- P3: Port register 3
- PU3: Pull-up resistor option register 3
- PM3: Port mode register 3
- RD: Read signal
- WR××: Write signal

4.2.5 Port 4

	78K0R/KC3-L (44-pin) (μPD78F100y: y = 0 to 3)	78K0R/KC3-L (48-pin) (μPD78F100y: y = 1 to 3)	78K0R/KD3-L (μPD78F100y: y = 4 to 6)	78K0R/KE3-L (μPD78F100y: y = 7 to 9)
P40/TOOL0	\checkmark	\checkmark	\checkmark	\checkmark
P41/TOOL1	\checkmark	\checkmark	\checkmark	\checkmark
P42	-	-	-	\checkmark
P43	-	-	-	\checkmark

Remark √: Mounted

Port 4 is an I/O port with an output latch. Port 4 can be set to the input mode or output mode in 1-bit units using port mode register 4 (PM4). When the P40 to P43 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 4 (PU4)^{Note}.

This port can also be used for flash memory programmer/debugger data I/O and clock output.

Reset signal generation sets port 4 to input mode.

Figures 4-9 and 4-10 show block diagrams of port 4.

Note When a tool is connected, the P40 and P41 pins cannot be connected to a pull-up resistor.

Caution When a tool is connected, the P40 pin cannot be used as a port pin.

When the on-chip debug function is used, P41 pin can be used as follows by the mode setting on the debugger.

1-line mode: can be used as a port (P41).

2-line mode: used as a TOOL1 pin and cannot be used as a port (P41).





Figure 4-9. Block Diagram of P40 and P41

- P4: Port register 4
- PU4: Pull-up resistor option register 4
- PM4: Port mode register 4
- RD: Read signal
- WR××: Write signal





- P4: Port register 4
- PU4: Pull-up resistor option register 4
- PM4: Port mode register 4
- RD: Read signal
- WR××: Write signal

4.2.6 Port 5

	78K0R/KC3-L (44-pin) (μPD78F100y: y = 0 to 3)	78K0R/KC3-L (48-pin) (μPD78F100y: y = 1 to 3)	78K0R/KD3-L (μPD78F100y: y = 4 to 6)	78K0R/KE3-L (μPD78F100y: y = 7 to 9)
P50/TI06/TO06	\checkmark	\checkmark	\checkmark	P50 ^{Note}
P51/TI07/TO07	\checkmark	\checkmark	\checkmark	P51 Note
P52/RTC1HZ/ SLTI/SLTO	\checkmark	\checkmark	\checkmark	\checkmark
P53	-	-	-	\checkmark

Note TI06/TO06 and TI07/TO07 are shared only in the 78K0R/KC3-L and 78K0R/KD3-L. The 78K0R/KE3-L does not have a sharing function.

Remark √: Mounted

Port 5 is an I/O port with an output latch. Port 5 can be set to the input mode or output mode in 1-bit units using port mode register 5 (PM5). When the P50 to P53 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 5 (PU5).

This port can also be used for real-time counter correction clock output and timer I/O.

Reset signal generation sets port 5 to input mode.


Figures 4-11 to 4-13 show block diagrams of port 5.

- Caution 1. To use P50/TI06/TO06 and P51/TI07/TO07 as a general-purpose port, set bits 6 and 7 (TO06 and TO07) of timer output register 0 (TO0) and bits 6 and 7 (TOE06 and TOE07) of timer output enable register 0 (TOE0) to "0", which is the same as their default status setting.
 - To use P52/RTC1HZ/SLTI/SLTO as a general-purpose port, check which timer I/O pin of which channel n is selected in the input switching control register (ISC) setting. Also, set bit n (TO0n) of timer output register 0 (TO0) and bit n (TOE0n) of timer output enable register 0 (TOE0) to "0", which is the same setting as in the initial state of each.


Remark n = 0, 1

Figure 4-11. Block Diagram of P50 and P51

(1) 78K0R/KE3-L



(2) Products other than the 78K0R/KE3-L



P5: Port register 5

- PU5: Pull-up resistor option register 5
- PM5: Port mode register 5
- RD: Read signal
- WR××: Write signal





Figure 4-12. Block Diagram of P52

- WR××: Write signal
- ISC: Input switch control register





- P5: Port register 5
- PU5: Pull-up resistor option register 5
- PM5: Port mode register 5
- RD: Read signal
- WR××: Write signal

4.2.7 Port 6

	78K0R/KC3-L (44-pin) (μPD78F100y: y = 0 to 3)	78K0R/KC3-L (48-pin) (μPD78F100y: y = 1 to 3)	78K0R/KD3-L (μPD78F100y: y = 4 to 6)	78K0R/KE3-L (μPD78F100y: y = 7 to 9)
P60/SCL0	-	\checkmark	\checkmark	\checkmark
P61/SDA0	_	\checkmark	\checkmark	

Remark $\sqrt{}$: Mounted

Port 6 is an I/O port with an output latch. Port 6 can be set to the input mode or output mode in 1-bit units using port mode register 6 (PM6).

The output of the P60 and P61 pins is N-ch open-drain output (6 V tolerance).

This port can also be used for serial interface data I/O and clock I/O.

Reset signal generation sets port 6 to input mode.

Figure 4-14 shows block diagram of port 6.

Caution When using P60/SCL0 or P61/SDA0 as a general-purpose port, stop the operation of serial interface IICA.




Figure 4-14. Block Diagram of P60 and P61

- P6: Port register 6
- PM6: Port mode register 6
- RD: Read signal
- WR××: Write signal

	78K0R/KC3-L (44-pin) (μPD78F100y: y = 0 to 3)	78K0R/KC3-L (48-pin) (μPD78F100y: y = 1 to 3)	78K0R/KD3-L (μPD78F100y: y = 4 to 6)	78K0R/KE3-L (μPD78F100y: y = 7 to 9)
P70/KR0/SO01/ INTP4	\checkmark	\checkmark	\checkmark	\checkmark
P71/KR1/SI01/ INTP5	\checkmark	\checkmark	\checkmark	\checkmark
P72/KR2/ SCK01/INTP6	\checkmark	\checkmark	\checkmark	\checkmark
P73/KR3/SO00/ TxD0	\checkmark	V	\checkmark	V
P74/KR4/SI00/ RxD0	\checkmark	V	\checkmark	V
P75/KR5/SCK00	\checkmark		\checkmark	
P76/KR6	_	_		√
P77/KR7	_	_	\checkmark	\checkmark

4.2.8 Port 7

Remark √: Mounted

Port 7 is an I/O port with an output latch. Port 7 can be set to the input mode or output mode in 1-bit units using port mode register 7 (PM7). When the P70 to P77 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 7 (PU7).

Input to the P71, P72, P74, and P75 pins can be specified through a normal input buffer or a TTL input buffer in 1bit units using port input mode register 7 (PIM7).

Output from the P70, P72, P73, and P75 pins can be specified as N-ch open-drain output (V_{DD} tolerance) in 1-bit units using port output mode register 7 (POM7).

This port can also be used for key return input, serial interface data I/O, clock I/O, and external interrupt request input.

Reset signal generation sets port 7 to input mode.

Figures 4-15 to 4-18 show block diagrams of port 7.

Caution To use P70/KR0/S001/INTP4, P71/KR1/SI01/INTP5, P72/KR2/SCK01/INTP6, P73/KR3/S000/TxD0, P74/KR4/SI00/RxD0, P75/KR5/SCK00 as a general-purpose port, note the serial array unit setting. For details, refer to Table 12-5 Relationship Between Register Settings and Pins (Channel 0: CSI00, UART0 Transmission) and Table 12-6 Relationship Between Register Settings and Pins (Channel 1: CSI01, UART0 Reception).




Figure 4-15. Block Diagram of P70 and P73

- PM7: Port mode register 7
- RD: Read signal
- WR××: Write signal




Figure 4-16. Block Diagram of P71 and P74




Figure 4-17. Block Diagram of P72 and P75

- P7: Port register 7
- PU7: Pull-up resistor option register 7
- PM7: Port mode register 7
- PIM7: Port input mode register 7
- POM7: Port output mode register 7
- RD: Read signal
- WR××: Write signal




Figure 4-18. Block Diagram of P76 and P77

P7:	Port register 7
PU7:	Pull-up resistor option register 7
PM7:	Port mode register 7
RD:	Read signal
WR××:	Write signal

4.2.9 Port 8

	78K0R/KC3-L (44-pin) (μPD78F100y: y = 0 to 3)	78K0R/KC3-L (48-pin) (μPD78F100y: y = 1 to 3)	78K0R/KD3-L (μPD78F100y: y = 4 to 6)	78K0R/KE3-L (μPD78F100y: y = 7 to 9)
P80/CMP0P/ INTP3/PGAI	\checkmark	\checkmark	\checkmark	\checkmark
P81/CMP0M	\checkmark	\checkmark	\checkmark	\checkmark
P82/CMP1P/ INTP7	\checkmark	V	٨	\checkmark
P83/CMP1M	\checkmark	\checkmark	\checkmark	\checkmark

Remark $\sqrt{}$: Mounted

Port 8 is an I/O port with an output latch. Port 8 can be set to the input mode or output mode in 1-bit units using port mode register 8 (PM8).


Inputs to the P80 to P83 pins must be enabled or disabled in 1-bit units using port input mode register 8 (PIM8). This port can also be used for an input voltage on the (+) sides of comparators 0 and 1, an input voltage on the (-)

sides of comparators 0 and 1, an external interrupt request input, and a programmable gain amplifier input.

Reset signal generation sets port 8 to input mode.

Figures 4-19 to 4-21 show block diagrams of port 8.






P8: Port register 8

PM8: Port mode register 8

RD: Read signal






- P8: Port register 8
- PM8: Port mode register 8

RD: Read signal





P8: Port register 8

PM8: Port mode register 8

RD: Read signal

4.2.10 Port 12

	78K0R/KC3-L (44-pin) (μPD78F100y: y = 0 to 3)	78K0R/KC3-L (48-pin) (μPD78F100y: y = 1 to 3)	78K0R/KD3-L (μPD78F100y: y = 4 to 6)	78K0R/KE3-L (μPD78F100y: y = 7 to 9)
P120/INTP0/ EXLVI	\checkmark	\checkmark	\checkmark	\checkmark
P121/X1	\checkmark	\checkmark	\checkmark	\checkmark
P122/X2/ EXCLK	\checkmark	\checkmark	\checkmark	\checkmark
P123/XT1	\checkmark		\checkmark	
P124/XT2			\checkmark	

Remark $\sqrt{}$: Mounted

P120 is an I/O port with an output latch. Port 12 can be set to the input mode or output mode in 1-bit units using port mode register 12 (PM12). When used as an input port, use of an on-chip pull-up resistor can be specified by pull-up resistor option register 12 (PU12).

P121 to P124 are input ports.

This port can also be used for external interrupt request input, potential input for external low-voltage detection, connecting resonator for main system clock, connecting resonator for subsystem clock, and external clock input for main system clock.

Reset signal generation sets port 12 to input mode.

Figures 4-22 to 4-24 show block diagrams of port 12.

Caution The function setting on P121 to P124 is available only once after the reset release. The port once set for connection to an oscillator cannot be used as an input port unless the reset is performed.




Figure 4-22. Block Diagram of P120

- P12: Port register 12PU12: Pull-up resistor option register 12PM12: Port mode register 12RD: Read signal
- WR××: Write signal





Figure 4-23. Block Diagram of P121 and P122

RD: Read signal





CMC: Clock operation mode control register RD: Read signal

4.2.11 Port 14

	78K0R/KC3-L (44-pin) (μPD78F100y: y = 0 to 3)	78K0R/KC3-L (48-pin) (μPD78F100y: y = 1 to 3)	78K0R/KD3-L (μPD78F100y: y = 4 to 6)	78K0R/KE3-L (μPD78F100y: y = 7 to 9)
P140/PCLBUZ0	-	\checkmark	\checkmark	\checkmark
P141/ PCLBUZ1	_	_	_	\checkmark

Remark $\sqrt{:}$ Mounted

P140 is a port dedicated to output and is provided with an output latch.

P141 is an I/O port with an output latch. P141 can be set to the input mode or output mode in 1-bit units using port mode register 14 (PM14). When the P141 pin is used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 14 (PU14).

This port can also be used for clock/buzzer output.

Reset signal generation sets P141 to input mode.

Figures 4-25 and 4-26 show block diagrams of port 14.

Caution To use P140/PCLBUZ0 and P141/PCLBUZ1 as general-purpose ports, set bit 7 of clock output select registers 0 and 1 (CKS0, CKS1) to "0", which is the same as their default status setting.






Figure 4-25. Block Diagram of P140

- RD: Read signal
- WR××: Write signal
- **Remark** The P140 pin outputs a low level when it is used as a port function pin and a reset is effected. If P140 is set to output a high level, the output signal of P140 can be dummy-output as the CPU reset signal.







- P14: Port register 14
- PU14: Pull-up resistor option register 14
- PM14: Port mode register 14
- RD: Read signal
- WR××: Write signal

4.2.12 Port 15

	78K0R/KC3-L (44-pin) (μPD78F100y: y = 0 to 3)	78K0R/KC3-L (48-pin) (μPD78F100y: y = 1 to 3)	78K0R/KD3-L (μPD78F100y: y = 4 to 6)	78K0R/KE3-L (μPD78F100y: y = 7 to 9)
P150/ANI8	\checkmark	\checkmark	\checkmark	\checkmark
P151/ANI9	\checkmark	\checkmark	\checkmark	\checkmark
P152/ANI10	-	\checkmark	\checkmark	\checkmark
P153/ANI11	_	_	-	

Remark $\sqrt{}$: Mounted

Port 15 is an I/O port with an output latch. Port 15 can be set to the input mode or output mode in 1-bit units using port mode register 15 (PM15).

This port can also be used for A/D converter analog input.

To use P150/ANI8 to P153/ANI11 as digital input pins, set them in the digital I/O mode by using the A/D port configuration register (ADPC) and in the input mode by using PM15. Use these pins starting from the lower bit.

To use P150/ANI8 to P153/ANI11 as digital output pins, set them in the digital I/O mode by using ADPC and in the output mode by using PM15.


ADPC	PM15	ADS	P150/ANI8 to P153/ANI11 Pins
Digital I/O selection	Input mode	-	Digital input
	Output mode	=	Digital output
Analog input selection	Input mode	Selects ANI.	Analog input (to be converted)
		Does not select ANI.	Analog input (not to be converted)
	Output mode	Selects ANI.	Setting prohibited
		Does not select ANI.	

Table 4-6. Setting Functions of P150/ANI8 to P153/ANI11 Pins

All P150/ANI8 to P153/ANI11 are set in the digital input mode when the reset signal is generated. Figure 4-27 shows block diagram of port 15.

Caution Make the AVREF pin the same potential as the VDD pin when port 15 is used as a digital port.





- P15: Port register 15
- PM15: Port mode register 15

RD: Read signal

WR××: Write signal

4.3 Registers Controlling Port Function

Port functions are controlled by the following six types of registers.

- Port mode registers (PMxx)
- Port registers (Pxx)
- Pull-up resistor option registers (PUxx)
- Port input mode registers (PIM3, PIM7, PIM8)
- Port output mode registers (POM3, POM7)
- A/D port configuration register (ADPC)

(1) Port mode registers (PMxx)

These registers specify input or output mode for the port in 1-bit units.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH (PM13 is set to FEH).

When port pins are used as alternate-function pins, set the port mode register by referencing 4.5 Settings of

Port Mode Register and Output Latch When Using Alternate Function.

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PM1	1	1	1	1	PM13	PM12	PM11	PM10	FFF21H	FFH	R/W
PM2	PM27	PM26	PM25	PM24	PM23	PM22	PM21	PM20	FFF22H	FFH	R/W
PM3	1	1	1	1	1	PM32	PM31	PM30	FFF23H	FFH	R/W
PM4	1	1	1	1	1	1	PM41	PM40	FFF24H	FFH	R/W
		-				_					
PM5	1	1	1	1	1	PM52	PM51	PM50	FFF25H	FFH	R/W
PM6 ^{Note}	1	1	1	1	1	1	PM61 ^{Note}	PM60 ^{Note}	FFF26H	FFH	R/W
PM7	1	1	PM75	PM74	PM73	PM72	PM71	PM70	FFF27H	FFH	R/W
PM8	1	1	1	1	PM83	PM82	PM81	PM80	FFF28H	FFH	R/W
PM12	1	1	1	1	1	1	1	PM120	FFF2CH	FFH	R/W
PM15	1	1	1	1	1	PM152 ^{Note}	PM151	PM150	FFF2FH	FFH	R/W
	1										
	PMmn		Pmn pin I/O mode selection								
			(m = 1 to 8, 12, 15; n = 0 to 7)								
	0	Output m	Dutput mode (output buffer on)								

Figure 4-28. Format of Port Mode Register (78K0R/KC3-L)

Note 48-pin products only.

Input mode (output buffer off)

1

Caution Be sure to set bits 4 to 7 of PM1, bits 3 to 7 of PM3, bits 2 to 7 of PM4, bits 3 to 7 of PM5, bits 2 to 7 of PM6, bits 6 and 7 of PM7, bits 4 to 7 of PM8, bits 1 to 7 of PM12, and bits 1 to 7 of PM15 to 1.

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PM0	1	1	1	1	1	1	PM01	PM00	FFF20H	FFH	R/W
					1	I	1		1		
PM1	1	1	1	1	PM13	PM12	PM11	PM10	FFF21H	FFH	R/W
		1				1			l		
PM2	PM27	PM26	PM25	PM24	PM23	PM22	PM21	PM20	FFF22H	FFH	R/W
							-	51/00			
PM3	1	1	1	1	1	PM32	PM31	PM30	FFF23H	FFH	R/W
PM4	1	1	1	1	1	1	PM41	PM40	FFF24H	FFH	R/W
FIVI4	1	I	1	1	I	I		FIVI40	ГГГ24П	ггп	U/ M
PM5	1	1	1	1	1	PM52	PM51	PM50	FFF25H	FFH	R/W
PM6	1	1	1	1	1	1	PM61	PM60	FFF26H	FFH	R/W
PM7	PM77	PM76	PM75	PM74	PM73	PM72	PM71	PM70	FFF27H	FFH	R/W
PM8	1	1	1	1	PM83	PM82	PM81	PM80	FFF28H	FFH	R/W
		1			1	1	r		I		
PM12	1	1	1	1	1	1	1	PM120	FFF2CH	FFH	R/W
									I		
PM15	1	1	1	1	1	PM152	PM151	PM150	FFF2FH	FFH	R/W
	PMmn		Pmn pin I/O mode selection (m = 0 to 8, 12, 15; n = 0 to 7)								
	0	Output m	Output mode (output buffer on)								
	1				'/						
			nput mode (output buffer off)								

Figure 4-29. Format of Port Mode Register (78K0R/KD3-L)

Caution Be sure to set bits 2 to 7 of PM0, bits 4 to 7 of PM1, bits 3 to 7 of PM3, bits 2 to 7 of PM4, bits 3 to 7 of PM5, bits 2 to 7 of PM6, bits 4 to 7 of PM8, bits 1 to 7 of PM12, and bits 3 to 7 of PM15 to 1.

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W	
PM0	1	1	1	1	1	1	PM01	PM00	FFF20H	FFH	R/W	
		Ĩ	r	r	1	1	r					
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10	FFF21H	FFH	R/W	
		T			1	1						
PM2	PM27	PM26	PM25	PM24	PM23	PM22	PM21	PM20	FFF22H	FFH	R/W	
		T	[[[
PM3	1	1	1	1	PM33	PM32	PM31	PM30	FFF23H	FFH	R/W	
	4	1		4	PM43	PM42	PM41	DM40		FFH		
PM4	1	I	1	1	P1V143	PIVI42	PIVI41	PM40	FFF24H	FFN	R/W	
PM5	1	1	1	1	PM53	PM52	PM51	PM50	FFF25H	FFH	R/W	
1 1010					1 1000	1 1002	1 1001	1 1000	1112011		10,00	
PM6	1	1	1	1	1	1	PM61	PM60	FFF26H	FFH	R/W	
PM7	PM77	PM76	PM75	PM74	PM73	PM72	PM71	PM70	FFF27H	FFH	R/W	
	P											
PM8	1	1	1	1	PM83	PM82	PM81	PM80	FFF28H	FFH	R/W	
	r	1	r	r	I	I	r					
PM12	1	1	1	1	1	1	1	PM120	FFF2CH	FFH	R/W	
PM14	1	1	1	1	1	1	PM141	0	FFF2EH	FEH	R/W	
		<u> </u>										
PM15	1	1	1	1	PM153	PM152	PM151	PM150	FFF2FH	FFH	R/W	
	PMmn											
			Pmn pin I/O mode selection (m = 0 to 8, 12, 14, 15; n = 0 to 7)									
	0	Output m	Output mode (output buffer on)									
	1	Input mo	Input mode (output buffer off)									

Figure 4-30. Format of Port Mode Register (78K0R/KE3-L)

Caution Be sure to set bits 2 to 7 of PM0, bits 4 to 7 of PM3, bits 4 to 7 of PM4, bits 4 to 7 of PM5, bits 2 to 7 of PM6, bits 4 to 7 of PM8, bits 1 to 7 of PM12, bits 2 to 7 of PM14, and bits 4 to 7 of PM15 to 1. Also, be sure to set bit 0 of PM14 to 0.

(2) Port registers (Pxx)

These registers set the output latch value of a port.

If the data is read in the input mode, the pin level is read. If it is read in the output mode, the output latch value is read^{Note}.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Note It is always 0 and never a pin level that is read out if a port is read during the input mode when P2 and P15 are set to function as an analog input for a A/D converter.

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
P1	0	0	0	0	P13	P12	P11	P10	FFF01H	00H (output latch)	R/W
		1	1	1	1		1	,			
P2	P27	P26	P25	P24	P23	P22	P21	P20	FFF02H	00H (output latch)	R/W
P3	0	0	0	0	0	P32	P31	P30	FFF03H	00H (output latch)	R/W
	-			ů	, and a second s						
P4	0	0	0	0	0	0	P41	P40	FFF04H	00H (output latch)	R/W
	r	r	r	1	1	г	r	,			
P5	0	0	0	0	0	P52	P51	P50	FFF05H	00H (output latch)	R/W
Neted	r	r	r		1	Γ	Neted	News			
P6 ^{Note1}	0	0	0	0	0	0	P61 ^{Note1}	P60 ^{Note1}	FFF06H	00H (output latch)	R/W
P7	0	0	P75	P74	P73	P72	P71	P70	FFF07H	00H (output latch)	R/W
		-									
P8	0	0	0	0	P83	P82	P81	P80	FFF08H	00H (output latch)	R/W
		T	T			T		1			
P12	0	0	0	P124	P123	P122	P121	P120	FFF0CH	Undefined	R/W ^{Note2}
		<u> </u>	<u> </u>			T					
P14 ^{Note1}	0	0	0	0	0	0	0	P140 ^{Note1}	FFF0EH	00H (output latch)	R/W
P15	0	0	0	0	0	P152 ^{Note1}	P151	P150	FFF0FH	00H (output latch)	R/W
		1	1	1	1						
	_										

Figure 4-31. Format of Port Register (78K0R/KC3-L)

Pmn	m = 1 to 8, 12, 14, 15 ; n = 0 to 7								
	Output data control (in output mode)	Input data read (in input mode)							
0	Output 0	Input low level							
1	Output 1	Input high level							

Notes 1. P121 to P124 are read-only.

2. 48-pin products only.

7	6	5	4	3	2	1	0	Address	After reset	R/W
0	0	0	0	0	0	P01	P00	FFF00H	00H (output latch)	R/W
								L		
0	0	0	0	P13	P12	P11	P10	FFF01H	00H (output latch)	R/W
P27	P26	P25	P24	P23	P22	P21	P20	FFF02H	00H (output latch)	R/W
	1		1	1						
0	0	0	0	0	P32	P31	P30	FFF03H	00H (output latch)	R/W
		1			1	1	1	l .		
0	0	0	0	0	0	P41	P40	FFF04H	00H (output latch)	R/W
	l	1	l	l		1			· · /	
0	0	0	0	0	P52	P51	P50	FFF05H	00H (output latch)	R/W
	-	-	-	-						
0	0	0	0	0	0	P61	P60	FFF06H	00H (output latch)	R/W
Ŭ	Ŭ	Ű	Ŭ	Ŭ	ů	101	1.00		oon (output laton)	
P77	P76	P75	P74	P73	P72	P71	P70	EEE07H	00H (output latch)	B/W
177	170	175	174	170	172	171	170	1110/11		10,00
0	0	0	0	002	Deo	D01	D90	EEEVON	00H (output lotab)	R/W
0	0	0	0	FOO	F02	FOI	FOU	ГГГООП		n/ vv
0	0	0	D104	D100	D100	D101	D100	FFF00U	l la define d	R/W ^{Note}
0	0	0	P124	P123	P122	PIZI	P120	FFFUCH	Undefined	H/VV
							B / 10			
0	0	0	0	0	0	0	P140	FFF0EH	00H (output latch)	R/W
0	0	0	0	0	P152	P151	P150	FFF0FH	00H (output latch)	R/W
	1									-
Pmn				m =	0 to 8, 12,	14, 15 ; n	= 0 to 7			_
	Οι	utput data	control (in	output mo	de)		Input da	ta read (in ir	iput mode)	_
	0 0 P27 0 0 0 0 P77 0 0 0 0 0 0 0	0 0 0 0 P27 P26 P27 P26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PPmn	0 0 0 0 0 0 P27 P26 P25 P27 P26 P25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 P27 P26 P25 P24 P27 P26 P25 P24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 <tr ttr=""> 0 0<</tr>	0 0 0 0 0 0 0 0 0 P13 P27 P26 P25 P24 P23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P73 0 0 0 0 P83 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 P13 P12 P27 P26 P25 P24 P23 P22 0 0 0 0 P32 P32 0 0 0 0 0 932 0 0 0 0 0 932 0 0 0 0 0 952 0 0 0 0 0 0 0 0 0 0 0 972 0 0 0 0 P124 P13 P122 0 0 0 0 0 0 0 124 0 0 0 0 0 0 1	0 0 0 0 0 P01 0 0 0 0 P13 P12 P11 P27 P26 P25 P24 P23 P22 P21 0 0 0 0 0 P32 P31 0 0 0 0 0 P32 P31 0 0 0 0 0 P41 0 0 0 0 P52 P51 0 0 0 0 P75 P74 P73 P72 P71 P77 P76 P75 P74 P73 P72 P71 0 0 0 0 P83 P82 P81 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 P01 P00 0 0 0 0 P13 P12 P11 P10 P27 P26 P25 P24 P23 P22 P21 P20 0 0 0 0 0 P32 P31 P30 0 0 0 0 0 P32 P31 P30 0 0 0 0 0 P41 P40 0 0 0 0 P52 P51 P50 0 0 0 0 P75 P74 P73 P72 P71 P70 P77 P76 P75 P74 P73 P72 P71 P70 0 0 0 P124 P123 P122 P121 P120 0 0 0 0 0 0 P140 P150 Pmn	0 0 0 0 P01 P00 FFF00H 0 0 0 0 P13 P12 P11 P10 FFF01H P27 P26 P25 P24 P23 P22 P21 P20 FFF02H 0 0 0 0 0 P32 P31 P30 FFF03H 0 0 0 0 0 P32 P31 P40 FFF04H 0 0 0 0 0 P52 P51 P50 FFF04H 0 0 0 0 0 P52 P51 P50 FFF05H 0 0 0 0 0 P72 P51 P50 FFF05H 0 0 0 0 P83 P82 P81 P80 FFF07H 0 0 0 P124 P123 P122 P121 P120 FFF07H 0 0	0 0 0 0 P01 P00 FFF00H 00H (output latch) 0 0 0 0 P13 P12 P11 P10 FFF01H 00H (output latch) P27 P26 P25 P24 P23 P22 P21 P20 FFF02H 00H (output latch) 0 0 0 0 0 P32 P31 P30 FFF03H 00H (output latch) 0 0 0 0 0 P32 P31 P30 FFF03H 00H (output latch) 0 0 0 0 0 P32 P51 P50 FFF03H 00H (output latch) 0 0 0 0 0 P52 P51 P50 FFF03H 00H (output latch) 0 0 0 0 0 P72 P71 P70 FFF03H 00H (output latch) 0 0 0 P124 P123 P122 P121 P120

Figure 4-32. Format of Port Register (78K0R/KD3-L)

0	Output 0	Input low level
1	Output 1	Input high level

Note P121 to P124 are read-only.

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
P0	0	0	0	0	0	0	P01	P00	FFF00H	00H (output latch)	R/W
	r	1	1	r	1	1	1	1	1		
P1	P17	P16	P15	P14	P13	P12	P11	P10	FFF01H	00H (output latch)	R/W
				[1	1		
P2	P27	P26	P25	P24	P23	P22	P21	P20	FFF02H	00H (output latch)	R/W
P3	0	0	0	0	P33	P32	P31	P30	FFF03H	00H (output latch)	
гJ	0	0	0	0	F 33	F JZ	FJI	F30	ГГГОЗП		Π/ ٧٧
P4	0	0	0	0	P43	P42	P41	P40	FFF04H	00H (output latch)	R/W
P5	0	0	0	0	P53	P52	P51	P50	FFF05H	00H (output latch)	R/W
		1	1	r	1	1	1	1			
P6	0	0	0	0	0	0	P61	P60	FFF06H	00H (output latch)	R/W
							1		1		
P7	P77	P76	P75	P74	P73	P72	P71	P70	FFF07H	00H (output latch)	R/W
Do					Doo	Doo	Det	Doo	FFF00U	0011 (D 444
P8	0	0	0	0	P83	P82	P81	P80	FFF08H	00H (output latch)	R/W
P12	0	0	0	P124	P123	P122	P121	P120	FFF0CH	Undefined	R/W ^{Note}
1 12	Ŭ	Ű	Ű	1 124	1 120	1 122	1 121	1 120	1110011	ondenned	10.00
P14	0	0	0	0	0	0	P141	P140	FFF0EH	00H (output latch)	R/W
		I									
P15	0	0	0	0	P153	P152	P151	P150	FFF0FH	00H (output latch)	R/W
											_
	Pmn				m =	0 to 8, 12.	14.15:n	= 0 to 7			

Figure 4-33. Format of Port Register (78K0R/KE3-L)

Pmn	m = 0 to 8, 12, 14, 15 ; n = 0 to 7								
	Output data control (in output mode)	Input data read (in input mode)							
0	Output 0	Input low level							
1	Output 1	Input high level							

Note P121 to P124 are read-only.

(3) Pull-up resistor option registers (PUxx)

These registers specify whether the on-chip pull-up resistors are to be used or not. On-chip pull-up resistors can be used in 1-bit units only for the bits set to input mode of the pins to which the use of an on-chip pull-up resistor has been specified in these registers. On-chip pull-up resistors cannot be connected to bits set to output mode and bits used as alternate-function output pins, regardless of the settings of these registers.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PU1	0	0	0	0	PU13	PU12	PU11	PU10	F0031H	00H	R/W
PU3	0	0	0	0	0	PU32	PU31	PU30	F0033H	00H	R/W
			r	-	-	-					
PU4	0	0	0	0	0	0	PU41	PU40	F0034H	00H	R/W
		1	r			-					
PU5	0	0	0	0	0	PU52	PU51	PU50	F0035H	00H	R/W
		1	r			-					
PU7	0	0	PU75	PU74	PU73	PU72	PU71	PU70	F0037H	00H	R/W
PU12	0	0	0	0	0	0	0	PU120	F003CH	00H	R/W
	-	•									

Figure 4-34. Format of Pull-up Resistor Option Register (78K0R/KC3-L)

PUmn	Pmn pin on-chip pull-up resistor selection
	(m = 1, 3 to 5, 7, 12 ; n = 0 to 5)
0	On-chip pull-up resistor not connected
1	On-chip pull-up resistor connected

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PU0	0	0	0	0	0	0	PU01	PU00	F0030H	00H	R/W
PU1	0	0	0	0	PU13	PU12	PU11	PU10	F0031H	00H	R/W
PU3	0	0	0	0	0	PU32	PU31	PU30	F0033H	00H	R/W
PU4	0	0	0	0	0	0	PU41	PU40	F0034H	00H	R/W
					-		-				
PU5	0	0	0	0	0	PU52	PU51	PU50	F0035H	00H	R/W
					-		-				
PU7	PU77	PU76	PU75	PU74	PU73	PU72	PU71	PU70	F0037H	00H	R/W
		-		-	-	-	-				
PU12	0	0	0	0	0	0	0	PU120	F003CH	00H	R/W
		1									1
	PUmn							istor selec			
					(m :	= 0, 1, 3 to	5, 7, 12 ;	n = 0 to 7)			

0

1

On-chip pull-up resistor not connected

On-chip pull-up resistor connected

Figure 4-35. Format of Pull-up Resistor Option Register (78K0R/KD3-L)

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PU0	0	0	0	0	0	0	PU01	PU00	F0030H	00H	R/W
	-		-	-			-				
PU1	PU17	PU16	PU15	PU14	PU13	PU12	PU11	PU10	F0031H	00H	R/W
PU3	0	0	0	0	PU33	PU32	PU31	PU30	F0033H	00H	R/W
PU4	0	0	0	0	PU43	PU42	PU41	PU40	F0034H	00H	R/W
			r	r	1	1	r				
PU5	0	0	0	0	PU53	PU52	PU51	PU50	F0035H	00H	R/W
			1	1	1	I	1				
PU7	PU77	PU76	PU75	PU74	PU73	PU72	PU71	PU70	F0037H	00H	R/W
			r	r	1	1	r				
PU12	0	0	0	0	0	0	0	PU120	F003CH	00H	R/W
			1	1	1	1	1				
PU14	0	0	0	0	0	0	P141	0	F003EH	00H	R/W
PU14	0	0	0	0	0	0	P141	0	F003EH	00H	H/W

Figure 4-36. Format of Pull-up Resistor Option Register (78K0R/KE3-L)

PUmn	Pmn pin on-chip pull-up resistor selection
	(m = 0, 1, 3 to 5, 7, 12, 14 ; n = 0 to 7)
0	On-chip pull-up resistor not connected
1	On-chip pull-up resistor connected

(4) Port input mode registers (PIM3, PIM7, PIM8)

PIM3 and PIM7 registers set the input buffer of P31, P32, P71, P72, P74, or P75 in 1-bit units.

TTL input buffer can be selected during serial communication with an external device of the different potential.

PIM8 is used to enable or disable the digital inputs to P80 to P83 in 1-bit units. When using a comparator or a programmable gain amplifier, the digital inputs are disabled (used as analog input) by software processing. To use port functions and alternative functions, the digital inputs must be enabled, because they are disabled (used as analog input) by default.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears these registers to 00H.

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PIM3	0	0	0	0	0	PIM32	PIM31	0	F0043H	00H	R/W
PIM7	0	0	PIM75	PIM74	0	PIM72	PIM71	0	F0047H	00H	R/W
PIM8	0	0	0	0	PIM83	PIM82	PIM81	PIM80	F0048H	00H	R/W
	PIMmn				F	mn pin inp	out buffer s	election			
						(m = 3 and	17; n = 1, 2	2, 4, 5)			
	0	Normal in	nput buffer								
	1	TTL inpu	t buffer								

Figure 4-37. Format of Port Input Mode Register

PIM8n	P8n pin digital input buffer selection $(n = 0 \text{ to } 3)$
0	Disables digital input (used as analog input)
1	Enables digital input

(5) Port output mode registers (POM3, POM7)

These registers set the output mode of P30 to P32, P70, P72, P73, or P75 in 1-bit units.

N-ch open drain output (V_{DD} tolerance) mode can be selected during serial communication with an external device of the different potential, and for the SDA10 pin during simplified I^2C communication with an external device of the same potential.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 4-38. Format of Port Output Mode Register

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
POM3	0	0	0	0	0	POM32	POM31	POM30	F0053H	00H	R/W
POM7	0	0	POM75	0	POM73	POM72	0	POM70	F0057H	00H	R/W

POMmn	Pmn pin output mode selection
	(m = 3 and 7; n = 0 to 3 and 5)
0	Normal output mode
1	N-ch open-drain output (VDD tolerance) mode

(6) A/D port configuration register (ADPC)

This register switches the ANI0/P20 to ANI7/P27 and ANI8/P150 to ANI11/P153 pins to digital I/O of port or analog input of A/D converter.

ADPC can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 10H.

Figure 4-39. Format of A/D Port Configuration Register (ADPC)

Address: F0017H	After reset: 10H	R/W

Symbol	7	6	5	4	3	2	1	0
ADPC	0	0	0	ADPC4	ADPC3	ADPC2	ADPC1	ADPC0

ADPC4	ADPC3	ADPC2	ADPC1	ADPC0		Analog input (A)/digital I/O (D) switching										
						Por	t 15		Port 2							
						ANI10	-	ANI8	ANI7	ANI6	ANI5	ANI4	ANI3	ANI2	ANI1	ANIO
					/P153	/P152	/P151	/P150	/P27	/P26	/P25	/P24	/P23	/P22	/P21	/P20
0	0	0	0	0	А	А	А	А	А	А	А	А	А	А	А	А
0	0	0	0	1	А	А	А	А	А	А	А	А	А	А	А	D
0	0	0	1	0	А	А	А	А	А	А	А	А	А	А	D	D
0	0	0	1	1	А	А	А	А	А	А	А	А	А	D	D	D
0	0	1	0	0	А	А	А	А	А	А	А	А	D	D	D	D
0	0	1	0	1	А	А	А	А	А	А	А	D	D	D	D	D
0	0	1	1	0	А	А	А	А	А	А	D	D	D	D	D	D
0	0	1	1	1	А	А	А	А	А	D	D	D	D	D	D	D
0	1	0	0	0	А	А	А	А	D	D	D	D	D	D	D	D
0	1	0	0	1	А	А	А	D	D	D	D	D	D	D	D	D
0	1	0	1	0	А	А	D	D	D	D	D	D	D	D	D	D
0	1	0	1	1	А	D	D	D	D	D	D	D	D	D	D	D
1	0	0	0	0	D	D	D	D	D	D	D	D	D	D	D	D
	Other than the above						Setting prohibited									

Cautions 1. Set a channel to be used for A/D conversion in the input mode by using port mode register 2 and 15 (PM2, PM15).

2. Do not set the pin that is set by ADPC as digital I/O by analog input channel specification register (ADS).

 Remark
 P20/ANI0-P27/ANI7, P150/ANI8, and P151/ANI9: 78K0R/KC3-L (44-pin)

 P20/ANI0-P27/ANI7, P150/ANI8 to P152/ANI10: 78K0R/KC3-L (48-pin), 78K0R/KD3-L

 P20/ANI0-P27/ANI7, P150/ANI8 to P153/ANI11: 78K0R/KE3-L

4.4 Port Function Operations

Port operations differ depending on whether the input or output mode is set, as shown below.

4.4.1 Writing to I/O port

(1) Output mode

A value is written to the output latch by a transfer instruction, and the output latch contents are output from the pin. Once data is written to the output latch, it is retained until data is written to the output latch again. The data of the output latch is cleared when a reset signal is generated.

(2) Input mode

A value is written to the output latch by a transfer instruction, but since the output buffer is off, the pin status does not change.

Once data is written to the output latch, it is retained until data is written to the output latch again. The data of the output latch is cleared when a reset signal is generated.

4.4.2 Reading from I/O port

(1) Output mode

The output latch contents are read by a transfer instruction. The output latch contents do not change.

(2) Input mode

The pin status is read by a transfer instruction. The output latch contents do not change.

4.4.3 Operations on I/O port

(1) Output mode

An operation is performed on the output latch contents, and the result is written to the output latch. The output latch contents are output from the pins.

Once data is written to the output latch, it is retained until data is written to the output latch again.

The data of the output latch is cleared when a reset signal is generated.

(2) Input mode

The pin level is read and an operation is performed on its contents. The result of the operation is written to the output latch, but since the output buffer is off, the pin status does not change. The data of the output latch is cleared when a reset signal is generated.

4.4.4 Connecting to external device with different power potential (2.5 V, 3 V)

When ports 3 and 7 operate with $V_{DD} = 4.0$ V to 5.5 V, I/O connections with an external device that operates on a 2.5V or 3 V power supply voltage are possible.

Regarding inputs, normal input (CMOS)/TTL switching is possible on a bit-by-bit basis by port input mode registers 3 and 7 (PIM3 and PIM7).

Moreover, regarding outputs, different power potentials can be supported by switching the output buffer to the N-ch open drain (V_{DD} withstand voltage) by the port output mode registers 3 and 7 (POM3 and POM7).

(1) Setting procedure when using I/O pins of UART0, UART1 CSI00, CSI01, and CSI10 functions

(a) Use as 2.5V or 3 V input port

- <1> After reset release, the port mode is the input mode (Hi-Z).
- <2> If pull-up is needed, externally pull up the pin to be used (on-chip pull-up resistor cannot be used).

In case of UART0:	P74
In case of UART1:	P31
In case of CSI00:	P74, P75
In case of CSI01:	P71, P72
In case of CSI10:	P31, P32

- <3> Set the corresponding bit of the PIM3 and PIM7 registers to 1 to switch to the TTL input buffer.
- <4> VIH/VIL operates on a 2.5V or 3 V operating voltage.

(b) Use as 2.5V or 3 V output port

- <1> After reset release, the port mode changes to the input mode (Hi-Z).
- <2> Pull up externally the pin to be used (on-chip pull-up resistor cannot be used).

P73
P30
P73, P75
P70, P72
P30, P32

- <3> Set the output latch of the corresponding port to 1.
- <4> Set the corresponding bit of the POM3 and POM7 registers to 1 to set the N-ch open drain output (VDD withstand voltage) mode.
- <5> Set the output mode by manipulating the PM3 and PM7 registers. At this time, the output data is high level, so the pin is in the Hi-Z state.
- <6> Communication is started by setting the serial array unit.

(2) Setting procedure when using I/O pins of simplified IIC10 functions

- <1> After reset release, the port mode is the input mode (Hi-Z).
- <2> Externally pull up the pin to be used (on-chip pull-up resistor cannot be used).

In case of simplified IIC10: P31, P32

- <3> Set the output latch of the corresponding port to 1.
- <4> Set the corresponding bit of the POM3 register to 1 to set the N-ch open drain output (VDD withstand voltage) mode.
- <5> Set the corresponding bit of the PM3 register to the output mode (data I/O is possible in the output mode).

At this time, the output data is high level, so the pin is in the Hi-Z state.

<6> Enable the operation of the serial array unit and set the mode to the simplified I^2C mode.

4.5 Settings of Port Mode Register and Output Latch When Using Alternate Function

To use the alternate function of a port pin, set the port mode register and output latch as shown in Table 4-7.

Pin Name	Alternate Function	PM××	P××	
	Function Name	I/O		
P00	ТІОО	Input	1	×
P01	TO00	Output	0	0
P10	TI02	Input	1	×
	TO02	Output	0	0
P11	ТІОЗ	Input	1	×
	TO03	Output	0	0
P12	TI04	Input	1	×
	TO04	Output	0	0
	RTCDIV	Output	0	0
	RTCCL	Output	0	0
P13	TI05	Input	1	×
	TO05	Output	0	0
P14 ^{Note 1}	TI06 Note 1	Input	1	×
	TO06 ^{Note 1}	Output	0	0
P15 ^{Note 1}	TI07 Note 1	Input	1	×
	TO07 Note 1	Output	0	0
P20 to P27Note 2	ANI0 to ANI7 ^{Note 2}	Input	1	×
P30	SO10	Output	0	1
	TxD1	Output	0	1
P31	SI10	Input	1	×
	RxD1	Input	1	×
	SDA10	I/O	0	1
	INTP1	Input	1	×
P32	SCK10	Input	1	×
		Output	0	1
	SCL10	I/O	0	1
	INTP2	Input	1	×
P40	TOOL0	I/O	×	×
P41	TOOL1	Output	×	×
P50 ^{Note 1}	TI06 Note 1	Input	1	×
	TO06 Note 1	Output	0	0
P51 Note 1	TI07 Note 1	Input	1	×
	TO07 Note 1	Output	0	0

Table 4-7. Settings of Port Mode Register and Output Latch When Using Alternate	Function (1/2)
---------------------------------------------------------------------------------	----------------

Remark ×:

×: don't care

PM××: Port mode register

P××: Port output latch

(Note is listed on the next page after next.)

Pin Name	Alternate Function	PM××	P××		
	Function Name I/O				
P52	RTC1HZ	Output	0	0	
	SLTI	Input	1	×	
	SLTO	Output	0	0	
P60	SCL0	I/O	0	0	
P61	SDA0	I/O	0	0	
P70	KR0	Input	1	×	
	SO01	Output	0	1	
	INTP4	Input	1	×	
P71	KR1	Input	1	×	
	SI01	Input	1	×	
	INTP5	Input	1	×	
P72	KR2	Input	1	×	
	SCK01	Input	1	×	
		Output	0	1	
	INTP6	Input	1	×	
P73	KR3	Input	1	×	
	SO00	Output	0	1	
	TxD0	Output	0	1	
P74	KR4	Input	1	×	
	SI00	Input	1	×	
	RxD0	Input	1	×	
P75	KR5	Input	1	×	
	SCK00	Input	1	×	
		Output	0	1	
P76	KR6	Input	1	×	
P77	KR7	Input	1	×	
P80 ^{Note 2}	СМРОР	Input	1	×	
	INTP3	Input	1	×	
	PGAI Note 2	Input	1	×	
P81	СМРОМ	Input	1	×	
P82	CMP1P	Input	1	×	
	INTP7	Input	1	×	
P83	CMP1M	Input	1	×	
P120	INTP0	Input	1	×	
	EXLVI	Input	1	×	
P140	PCLBUZ0	Output	0	0	
P141	PCLBUZ1	Output	0	0	
P150 to P153 ^{Note}		Input	1	×	

Remark ×: don't care

PM××: Port mode register

P×x: Port output latch

(Note is listed on the next page.)

Notes 1. The ports with which TI06/TO06 and TI07/TO07 pins are shared differ depending on the product.

78K0R/KC3-L, 78K0R/KD3-L: P50/TI06/TO06, P51/TI07/TO07

78K0R/KE3-L: P14/TI06/TO06, P15/TI07/TO07

 The function of the ANI0/P20 to ANI7/P27, ANI8/P150 to ANI11/P153, and PGAI/P80 pins can be selected by using the A/D port configuration register (ADPC), the analog input channel specification register (ADS), PM2, PM15, and PM8.

Table 4-8. Setting Functions of ANI0/P20 to ANI7/P27, ANI8/P150 to ANI11/P153, and PGAI/P80 Pins

ADPC	PM2, PM15, PM8	ADS	ANI0/P20 to ANI7/P27, ANI8/P150 to ANI11/P153, and PGAI/P80 Pins	
Digital I/O selection	Input mode	-	Digital input	
	Output mode	=	Digital output	
Analog input selection	Input mode	Selects ANI.	Analog input (to be converted)	
		Does not select ANI.	Analog input (not to be converted)	
	Output mode	Selects ANI.	Setting prohibited	
		Does not select ANI.		

Remark P20/ANI0-P27/ANI7, P150/ANI8, and P151/ANI9: 78K0R/KC3-L (44-pin) P20/ANI0-P27/ANI7, P150/ANI8 to P152/ANI10: 78K0R/KC3-L (48-pin), 78K0R/KD3-L P20/ANI0-P27/ANI7, P150/ANI8 to P153/ANI11: 78K0R/KE3-L

4.6 Cautions on 1-bit Manipulation Instruction for Port Register n (Pn)

When a 1-bit manipulation instruction is executed on a port that provides both input and output functions, the output latch value of an input port that is not subject to manipulation may be written in addition to the targeted bit.

Therefore, it is recommended to rewrite the output latch when switching a port from input mode to output mode.

- <Example> When P10 is an output port, P11 to P17 are input ports (all pin statuses are high level), and the port latch value of port 1 is 00H, if the output of output port P10 is changed from low level to high level via a 1-bit manipulation instruction, the output latch value of port 1 is FFH.
- Explanation: The targets of writing to and reading from the Pn register of a port whose PMnm bit is 1 are the output latch and pin status, respectively.

A 1-bit manipulation instruction is executed in the following order in the 78K0R/Kx3-L.

- <1> The Pn register is read in 8-bit units.
- <2> The targeted one bit is manipulated.
- <3> The Pn register is written in 8-bit units.

In step <1>, the output latch value (0) of P10, which is an output port, is read, while the pin statuses of P11 to P17, which are input ports, are read. If the pin statuses of P11 to P17 are high level at this time, the read value is FEH.

The value is changed to FFH by the manipulation in <2>.

FFH is written to the output latch by the manipulation in <3>.




Figure 4-40. Bit Manipulation Instruction (P10)

CHAPTER 5 CLOCK GENERATOR

5.1 Functions of Clock Generator

The clock generator generates the clock to be supplied to the CPU and peripheral hardware. The following three kinds of system clocks and clock oscillators are selectable.

(1) Main system clock

<1> X1 oscillator

This circuit oscillates a clock of fx = 2 to 20 MHz by connecting a resonator to X1 and X2. Oscillation can be stopped by executing the STOP instruction or setting of MSTOP (bit 7 of the clock operation status control register (CSC)).

<2> Internal high-speed oscillator^{Note}

This circuit oscillates clocks of $f_{IH} = 1$ and 8 MHz (TYP.). After a reset release, the CPU always starts operating with this internal high-speed oscillation clock. Oscillation can be stopped by executing the STOP instruction or setting HIOSTOP (bit 0 of CSC).

<3> 20 MHz internal high-speed oscillation clock oscillator^{Note}

This circuit oscillates a clock of $f_{IH20} = 20$ MHz (TYP.). Oscillation can be started by setting bit 0 (DSCON) of the 20 MHz internal high-speed oscillation control register (DSCCTL) to 1 with $V_{DD} \ge 2.7$ V. Oscillation can be stopped by setting DSCON to 0.

Note To use the 1, 8, or 20 MHz internal high-speed oscillation clock, use the option byte to set the frequency in advance (for details, see CHAPTER 23 OPTION BYTE). Also, the internal high-speed oscillator automatically starts oscillating after reset release. To use the 20 MHz internal high-speed oscillator to operate the microcontroller, oscillation is started by setting bit 0 (DSCON) of the 20 MHz internal high-speed oscillation control register (DSCCTL) to 1.

An external main system clock ($f_{EX} = 2$ to 20 MHz) can also be supplied from the EXCLK/X2/P122 pin. An external main system clock input can be disabled by executing the STOP instruction or setting of MSTOP. As the main system clock, a high-speed system clock (X1 clock or external main system clock) or internal high-speed oscillation clock can be selected by setting of MCM0 (bit 4 of the system clock control register (CKC)).

(2) Subsystem clock

XT1 clock oscillator

This circuit oscillates a clock of $f_{SUB} = 32.768$ kHz by connecting a 32.768 kHz resonator to XT1 and XT2. Oscillation can be stopped by setting XTSTOP (bit 6 of CSC).

- Remark fx: X1 clock oscillation frequency
 - fн: Internal high-speed oscillation clock frequency
 - fiH20: 20 MHz internal high-speed oscillation clock frequency
 - fex: External main system clock frequency
 - fsub: Subsystem clock frequency

- (3) Internal low-speed oscillation clock (clock dedicated to watchdog timer)
 - Internal low-speed oscillator

This circuit oscillates a clock of $f_{IL} = 30 \text{ kHz}$ (TYP.).

The internal low-speed oscillation clock cannot be used as the CPU clock. The only hardware that operates with the internal low-speed oscillation clock is the watchdog timer.

Oscillation is stopped when the watchdog timer stops.

Remarks 1. fil: Internal low-speed oscillation clock frequency


- 2. The watchdog timer stops in the following cases.
 - When bit 4 (WDTON) of an option byte (000C0H) = 0
 - If the HALT or STOP instruction is executed when bit 4 (WDTON) of an option byte (000C0H) = 1 and bit 0 (WDSTBYON) = 0


5.2 Configuration of Clock Generator

The clock generator includes the following hardware.

Item	Configuration			
Control registers	Clock operation mode control register (CMC)			
	Clock operation status control register (CSC)			
	Oscillation stabilization time counter status register (OSTC)			
	Oscillation stabilization time select register (OSTS)			
	System clock control register (CKC)			
	20 MHz internal high-speed oscillation control register (DSCCTL)			
	Peripheral enable registers 0, 1, 2 (PER0, PER1, PER2)			
	Operation speed mode control register (OSMC)			
Oscillators	X1 oscillator			
	XT1 oscillator			
	Internal high-speed oscillator			
	Internal low-speed oscillator			

Table 5-1. Configuration of Clock Generator





(Note and Remark are listed on the next page.)

171

Note This is not mounted onto 44-pin products of the 78K0R/KC3-L.

- Remark fx: X1 clock oscillation frequency
 - fін: Internal high-speed oscillation clock frequency
 - fiH20: 20 MHz internal high-speed oscillation clock frequency
 - fEX: External main system clock frequency
 - fmx: High-speed system clock frequency
 - fMAIN: Main system clock frequency
 - fxT: XT1 clock oscillation frequency
 - fsub: Subsystem clock frequency
 - fclk: CPU/peripheral hardware clock frequency
 - fil: Internal low-speed oscillation clock frequency

5.3 Registers Controlling Clock Generator

The following eight registers are used to control the clock generator.

- Clock operation mode control register (CMC)
- Clock operation status control register (CSC)
- Oscillation stabilization time counter status register (OSTC)
- Oscillation stabilization time select register (OSTS)
- System clock control register (CKC)
- 20 MHz internal high-speed oscillation control register (DSCCTL)
- Peripheral enable registers 0, 1, 2 (PER0, PER1, PER2)
- Operation speed mode control register (OSMC)

(1) Clock operation mode control register (CMC)

This register is used to set the operation mode of the X1/P121, X2/EXCLK/P122, XT1/P123, and XT2/P124 pins, and to select a gain of the oscillator.

CMC can be written only once by an 8-bit memory manipulation instruction after reset release. This register can be read by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Address: FFFA0H After reset: 00H R/W								
Symbol	7	6	5	4	3	2	1	0
CMC	EXCLK	OSCSEL	0	OSCSELS	0	AMPHS1	AMPHS0	AMPH
	-		-					
	EXCLK	OSCSEL	0 1	system clock ation mode	X1/P	121 pin	X2/EXCL	€/P122 pin
	0	0	Input port mode Input port					
	0	1	X1 oscillation mode Crystal/ceramic resonator connection					
	1	0	Input port mode		Input port			
	1	1	External clock input mode		External clock input mode Input port		External clock input	
	OSCSELS	Subsystem	clock pin ope	eration mode	XT1/F	2123 pin	XT2/P	124 pin
	0	Input port m	node Input port					
	1	XT1 oscillati	ation mode Crystal resonator connection					
·								
	AMPHS1	AMPHS0) XT1 oscillator oscillation mode selection					
	0	0	low power consumption oscillation (default)					

Figure 5-2. Format of Clock Operation Mode Control Register (CMC)

AMPHS1	AMPHS0	XT1 oscillator oscillation mode selection
0	0	Low power consumption oscillation (default)
0	1	Normal oscillation
1	0	Ultra-low power consumption oscillation
1	1	

AMPH	Control of high-speed system clock oscillation frequency		
0	$2 \text{ MHz} \le f_{MX} \le 10 \text{ MHz}$		
1	$10 \text{ MHz} < f_{\text{MX}} \le 20 \text{ MHz}$		

- Cautions 1. CMC can be written only once after reset release, by an 8-bit memory manipulation instruction.
 - 2. After reset release, set CMC before X1 or XT1 oscillation is started as set by the clock operation status control register (CSC).
 - 3. Be sure to set AMPH to 1 if the X1 clock oscillation frequency exceeds 10 MHz.
 - 4. When CMC is used at the default value (00H), be sure to set 00H to this register after reset release in order to prevent malfunctioning during a program loop.
 - 5. The XT1 oscillator is a circuit with low amplification in order to achieve lowpower consumption. Note the following points when designing the circuit.
 - Pins and circuit boards include parasitic capacitance. Therefore, perform oscillation evaluation using a circuit board to be actually used and confirm that there are no problems.
 - When using the ultra-low power consumption oscillation (AMPHS1 = 1) as the mode of the XT1 oscillator, use the recommended resonators described in CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET).
 - Make the wiring between the XT1 and XT2 pins and the resonators as short as possible, and minimize the parasitic capacitance and wiring resistance. Note this particularly when the ultra-low power consumption oscillation (AMPHS1 = 1) is selected.

(Cautions and Remark are given on the next page.)

- Configure the circuit of the circuit board, using material with little wiring resistance.
- \bullet Place a ground pattern that has the same potential as V_{SS} as much as possible near the XT1 oscillator.
- Be sure that the signal lines between the XT1 and XT2 pins, and the resonators do not cross with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows.
- The impedance between the XT1 and XT2 pins may drop and oscillation may be disturbed due to moisture absorption of the circuit board in a highhumidity environment or dew condensation on the board. When using the circuit board in such an environment, take measures to damp-proof the circuit board, such as by coating.
- · When coating the circuit board, use material that does not cause capacitance or leakage between the XT1 and XT2 pins.

Remark fmx: High-speed system clock frequency

(2) Clock operation status control register (CSC)

This register is used to control the operations of the high-speed system clock, internal high-speed oscillation clock, and subsystem clock (except the 20 MHz internal high-speed oscillation clock and internal low-speed oscillation clock).

CSC can be set by a 1-bit or 8-bit memory manipulation instruction.

<6>

5

0

Reset signal generation sets this register to C0H.

Figure 5-3. Format of Clock Operation Status Control Register (CSC)

4

0

Address: FFFA1H After reset: C0H R/W

Symbol <7> **MSTOP XTSTOP**

CSC

MSTOP	High-speed system clock operation control			
	X1 oscillation mode	Input port mode		
0	X1 oscillator operating	External clock from EXCLK pin is valid	Input port	
1	X1 oscillator stopped	External clock from EXCLK pin is invalid		

3

0

2

0

1

0

<0>

HIOSTOP

XTSTOP	Subsystem clock operation control						
	XT1 oscillation mode	Input port mode					
0	XT1 oscillator operating	Input port					
1	XT1 oscillator stopped						

HIOSTOP	Internal high-speed oscillation clock operation control				
0	Internal high-speed oscillator operating				
1	Internal high-speed oscillator stopped				

(Cautions are listed on the next page.)

- Cautions 1. After reset release, set the clock operation mode control register (CMC) before setting CSC.
 - 2. To start X1 oscillation as set by MSTOP, check the oscillation stabilization time of the X1 clock by using the oscillation stabilization time counter status register (OSTC).
 - 3. Do not stop the clock selected for the CPU peripheral hardware clock (fcLK) with the OSC register.
 - 4. The setting of the flags of the register to stop clock oscillation (invalidate the external clock input) and the condition before clock oscillation is to be stopped are as follows.

Clock	Condition Before Stopping Clock (Invalidating External Clock Input)	Setting of CSC Register Flags
X1 clock External main system clock	CPU and peripheral hardware clocks operate with a clock other than the high-speed system clock. (CLS = 0 and MCS = 0, or CLS = 1)	MSTOP = 1
Subsystem clock	CPU and peripheral hardware clocks operate with a clock other than the subsystem clock. (CLS = 0)	XTSTOP = 1
Internal high-speed oscillation clock	CPU and peripheral hardware clocks operate with a clock other than the internal high-speed oscillator clock. (CLS = 0 and MCS = 1, or CLS = 1)	HIOSTOP = 1

Table 5-2. Condition Before Stopping Clock Oscillation and Flag Setting

(3) Oscillation stabilization time counter status register (OSTC)

This is the register that indicates the count status of the X1 clock oscillation stabilization time counter. The X1 clock oscillation stabilization time can be checked in the following case,

- If the X1 clock starts oscillation while the internal high-speed oscillation clock or subsystem clock is being used as the CPU clock.
- If the STOP mode is entered and then released while the internal high-speed oscillation clock is being used as the CPU clock with the X1 clock oscillating.

OSTC can be read by a 1-bit or 8-bit memory manipulation instruction. When reset signal is generated, the STOP instruction and MSTOP (bit 7 of CSC register) = 1 clear OSTC to 00H.


Remark The oscillation stabilization time counter starts counting in the following cases.

- When oscillation of the X1 clock starts (EXCLK, OSCSEL = 0, 1 \rightarrow MSTOP = 0)
- When the STOP mode is released

Figure 5-4. Format of Oscillation Stabilization Time Counter Status Register (OSTC)

Symbol	7	6	5	4	3	2	1	0			
OSTC	MOST										
	8	9	10	11	13	15	17	18			
							1	1			
	MOST	Oscillati	on stabilization	time status							
	8	9	10	11	13	15	17	18		fx = 10 MHz	fx = 20 MHz
	0	0	0	0	0	0	0	0	2 ⁸ /fx max.	25.6 μ s max.	12.8 <i>µ</i> s max.
	1	0	0	0	0	0	0	0	2 ⁸ /fx min.	25.6 <i>μ</i> s min.	12.8 <i>µ</i> s min.
	1	1	0	0	0	0	0	0	2 ⁹ /fx min.	51.2 μ s min.	25.6 <i>µ</i> s min.
	1	1	1	0	0	0	0	0	210/fx min.	102.4 μ s min.	51.2 <i>μ</i> s min.
	1	1	1	1	0	0	0	0	2 ¹¹ /fx min.	204.8 μ s min.	102.4 <i>µ</i> s min.
	1	1	1	1	1	0	0	0	2 ¹³ /fx min.	819.2 μ s min.	409.6 <i>µ</i> s min.
	1	1	1	1	1	1	0	0	2 ¹⁵ /fx min.	3.27 ms min.	1.64 ms min.
	1	1	1	1	1	1	1	0	217/fx min.	13.11 ms min.	6.55 ms min.
	1	1	1	1	1	1	1	1	2 ¹⁸ /fx min.	26.21 ms min.	13.11 ms min.


Address: FFFA2H After reset: 00H R



2. The oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS.

In the following cases, set the oscillation stabilization time of OSTS to the value greater than the count value which is to be checked by the OSTC register after the oscillation starts.

- If the X1 clock starts oscillation while the internal high-speed oscillation clock or subsystem clock is being used as the CPU clock.
- If the STOP mode is entered and then released while the internal high-speed oscillation clock is being used as the CPU clock with the X1 clock oscillating. (Note, therefore, that only the status up to the oscillation stabilization time set by OSTS is set to OSTC after the STOP mode is released.)
- 3. The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).



Remark fx: X1 clock oscillation frequency

(4) Oscillation stabilization time select register (OSTS)

This register is used to select the X1 clock oscillation stabilization wait time when the STOP mode is released. When the X1 clock is selected as the CPU clock, the operation automatically waits for the time set using OSTS after the STOP mode is released.

When the internal high-speed oscillation clock is selected as the CPU clock, confirm with OSTC that the desired oscillation stabilization time has elapsed after the STOP mode is released. The oscillation stabilization time can be checked up to the time set using OSTC.

OSTS can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets OSTS to 07H.

Address: FF	Address: FFFA3H After reset: 07H R/W										
Symbol	7	6	5	4	3	2	1	0			
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0			
				1							
OSTS2 OSTS1 OSTS0 Oscillation stabilization time selection											
						fx = 10 MHz	fx =	20 MHz			
	0	0	0	2 ⁸ /fx	:	25.6 <i>µ</i> s	Setting	prohibited			
	0	0	1	2 ⁹ /fx	:	51.2 <i>μ</i> s	25.6 <i>μ</i> s				
	0	1	0	2 ¹⁰ /fx		102.4 <i>µ</i> s	51.2 <i>μ</i> s				
	0	1	1	2 ¹¹ /fx	:	204.8 <i>µ</i> s	102.4 <i>μ</i>	S			
	1	0	0	2 ¹³ /fx	;	819.2 <i>μ</i> s	409.6 <i>μ</i>	S			
	1	0	1	2 ¹⁵ /fx	;	3.27 ms	1.64 ms				
	1	1	0	2 ¹⁷ /fx		13.11 ms	6.55 ms				
	1	1	1	2 ¹⁸ /fx	1	26.21 ms	13.11 m	S			


Figure 5-5. Format of Oscillation Stabilization Time Select Register (OSTS)

Cautions 1. To set the STOP mode when the X1 clock is used as the CPU clock, set the OSTS register before executing the STOP instruction.

- 2. Setting the oscillation stabilization time to 20 μ s or less is prohibited.
- 3. To change the setting of the OSTS register, be sure to confirm that the counting operation of the OSTC register has been completed.
- 4. Do not change the value of the OSTS register during the X1 clock oscillation stabilization time.
- 5. The oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS.

In the following cases, set the oscillation stabilization time of OSTS to the value greater than the count value which is to be checked by the OSTC register after the oscillation starts.

- If the X1 clock starts oscillation while the internal high-speed oscillation clock or subsystem clock is being used as the CPU clock.
- If the STOP mode is entered and then released while the internal high-speed oscillation clock is being used as the CPU clock with the X1 clock oscillating. (Note, therefore, that only the status up to the oscillation stabilization time set by OSTS is set to OSTC after the STOP mode is released.)
- 6. The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).



Remark fx: X1 clock oscillation frequency

(5) System clock control register (CKC)

This register is used to select a CPU/peripheral hardware clock and a division ratio. CKC can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets this register to 09H.

Figure 5-6. Format of System Clock Control Register (CKC)

Address: FFFA4H After reset: 09H R/W^{Note 1}

Symbol	<7>	<6>	<5>	<4>	3	2	1	0
СКС	CLS	CSS	MCS	MCM0	1	MDIV2	MDIV1	MDIV0

CLS	i	Status of CPU/peripheral hardware clock (fcLK)					
0		Main system clock (f _{MAIN})					
1		Subsystem clock (fsuB)					

MCS	Status of Main system clock (fmain)						
0	Internal high-speed oscillation clock (fii)						
1	High-speed system clock (f _{MX})						

CSS	MCM0	MDIV2	MDIV1	MDIV0	Selection of CPU/peripheral hardware clock (fcLk)
0	0	0	0	0	fін
		0	0	1	fн/2 (default)
		0	1	0	fн/2²
		0	1	1	fн/2³
		1	0	0	fн/2 ⁴
		1	0	1	fн/2⁵
0	1	0	0	0	fмx
		0	0	1	f _{MX} /2
		0	1	0	f _{MX} /2 ²
		0	1	1	f _{MX} /2 ³
		1	0	0	f _{MX} /2 ⁴
		1	0	1	f _{MX} /2 ^{5 Note 2}
1 Note 3	\times Note 3	×	×	×	fsuв/2
	Ot	ther than abov	/e		Setting prohibited

Notes 1. Bits 7 and 5 are read-only.

- **2.** Setting is prohibited when $f_{MX} < 4$ MHz.
- 3. Changing the value of the MCM0 bit is prohibited while CSS is set to 1.

Remarks 1. file: Internal high-speed oscillation clock frequency

- fmx: High-speed system clock frequency
- fsub: Subsystem clock frequency
- 2. ×: don't care

(Cautions 1 to 3 are listed on the next page.)

Cautions 1. Be sure to set bit 3 to 1.

- 2. The clock set by CSS, MCM0, and MDIV2 to MDIV0 is supplied to the CPU and peripheral hardware. If the CPU clock is changed, therefore, the clock supplied to peripheral hardware (except the real-time counter, clock output/buzzer output, and watchdog timer) is also changed at the same time. Consequently, stop each peripheral function when changing the CPU/peripheral hardware clock.
- 3. If the peripheral hardware clock is used as the subsystem clock, the operations of the A/D converter and IICA are not guaranteed. For the operating characteristics of the peripheral hardware, refer to the chapters describing the various peripheral hardware as well as CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET).

The fastest instruction can be executed in 1 clock of the CPU clock in the 78K0R/Kx3-L. Therefore, the relationship between the CPU clock (fcLk) and the minimum instruction execution time is as shown in Table 5-3.

CPU Clock		Minimum Instruction Execution Time: 1/fcLK						
(Value set by the		Main System Clock (CSS = 0)	Subsystem Clock (CSS = 1)				
MDIV2 to MDIV0 bits)	High-Speed S (MCM		Internal High-Speed Oscillation Clock (MCM0 = 0)					
	At 10 MHz Operation At 20 MHz Operation		At 8 MHz (TYP.) Operation	At 32.768 kHz Operation				
fmain	0.1 <i>μ</i> s	0.05 <i>μ</i> s	0.125 μs (TYP.)	-				
fmain/2	0.2 <i>μ</i> s	0.1 <i>µ</i> s	0.25 <i>µ</i> s (TYP.) (default)	-				
fmain/2 ²	0.4 <i>µ</i> s	0.2 <i>µ</i> s	0.5 μs (TYP.)	-				
fmain/2 ³	0.8 <i>µ</i> s	0.4 <i>µ</i> s	1.0 <i>μ</i> s (TYP.)	-				
fmain/2 ⁴	1.6 <i>μ</i> s	0.8 <i>µ</i> s	2.0 μs (TYP.)	-				
fmain/2 ⁵	3.2 µs 1.6 µs		4.0 μs (TYP.)	_				
fsuв/2	-	_	-	61 <i>µ</i> s				

Table 5-3. Relationship Between CPU Clock and Minimum Instruction Execution Time

 Remark
 fmain:
 Main system clock frequency (fill or fmx)
 fsub:
 Subsystem clock frequency

(6) 20 MHz internal high-speed oscillation control register (DSCCTL)

This register controls the 20 MHz internal high-speed oscillation clock (DSC) function.

It can be used to select whether to use the 20 MHz internal high-speed oscillation clock (f_{IH20}) as a peripheral hardware clock that supports 20 MHz.

DSCCTL can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 5-7. Format of 20 MHz Internal High-Speed Oscillation Control Register (DSCCTL)

Address: F00F6H After reset: 00H R/W^{Note}

Symbol	7	6	5	4	<3>	<2>	1	<0>
DSCCTL	0	0	0	0	DSCS	SELDSC	0	DSCON

DSCS	20 MHz internal high-speed oscillation supply status flag
0	Not supplied
1	Supplied
SELDSC	Selection of 20 MHz internal high-speed oscillation for CPU/peripheral hardware clock (f_{CLK})
0	Does not select 20 MHz internal high-speed oscillation (clock selected by CKC register is supplied to $f_{\mbox{CLK}}$
1	Selects 20 MHz internal high-speed oscillation (20 MHz internal high-speed oscillation is supplied to $f_{\mbox{CLK}})$
DSCON	20 MHz internal high-speed oscillation clock (fue) operation enable/disable

DSCON	20 MHz internal high-speed oscillation clock (fiH20) operation enable/disable						
0	Disables operation.						
1	Enables operation.						

Note Bit 3 is read-only.

Caution Set SELDSC when 100 μ s have elapsed after having set DSCON with VDD \geq 2.7 V.

(7) Peripheral enable registers 0, 1, 2 (PER0, PER1, PER2)

These registers are used to enable or disable use of each peripheral hardware macro. Clock supply to the hardware that is not used is also stopped so as to decrease the power consumption and noise. PER0, PER1, PER2 can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears theses registers to 00H.

Figure 5-8. Format of Peripheral Enable Registers (1/2)

Address: F0	0F0H After	r reset: 00H	R/W								
Symbol	<7>	6	<5>	<4>	3	<2>	1	0			
PER0	RTCEN	0	ADCEN	IICAEN Note 1	0	SAU0EN	0	0			
Address: F00F1H After reset: 00H R/W											
Symbol	7	6	5	4	<3>	2	1	0			
PER1	0	0	0	0	OACMPEN	0	0	0			
Address: FC	0F2H After	r reset: 00H	R/W								
Symbol	7	6	5	4	3	2	1	<0>			
PER2	0	0	0	0	0	0	0	TAU0EN			
	RTCEN		Control	of real-time co	ounter (RTC) ii	nput clock sur	pply Note 2				

RTCEN	Control of real-time counter (RTC) input clock supply Note 2
0	Stops input clock supply.SFR used by the real-time counter (RTC) cannot be written (can be read).Operation of the real-time counter (RTC) continues.
1	Supplies input clock. SFR used by the real-time counter (RTC) can be read and written.

ADCEN	Control of A/D converter input clock supply
0	Stops input clock supply.SFR used by the A/D converter cannot be written.The A/D converter is in the reset status.
1	Supplies input clock. • SFR used by the A/D converter can be read and written.

Notes 1. This is not mounted onto 44-pin products of the 78K0R/KC3-L

- The input clock that can be controlled by RTCEN is used when the register that is used by the real-time counter (RTC) is accessed from the CPU. RTCEN cannot control supply of the operating clock (fsub) to RTC.
- Caution Be sure to clear bits 0, 1, 3, and 6 (44-pin products: bits 0, 1, 3, 4, and 6) of the PER0 register, bits 0 to 2 and 4 to 7 of the PER1 register, and bits 1 to 7 of the PER2 register to 0.

Figure 5-8. Format of Peripheral Enable Registers (2/2)

Address: F0	0F0H After	reset: 00H	R/W										
Symbol	<7>	6	<5>	<4>	3	<2>	1	0					
PER0	RTCEN	0	ADCEN	IICAEN Note	0	SAU0EN	0	0					
Address: F0	0F1H After	reset: 00H	R/W										
Symbol	7	6	5	4	<3>	2	1	0					
PER1	0	0	0	0	OACMPEN	0	0	0					
	Ū	Ū	•	Ŭ		Ŭ	0	ů					
Address: F0	0F2H After	reset: 00H	R/W										
Symbol	7	6	5	4	3	2	1	<0>					
PER2	0	0	0	0	0	0	0	TAU0EN					
[IICAEN	IICAEN Control of serial interface IICA input clock supply											
	0	Stops input				input block bup	,						
	0		Stops input clock supply. SFR used by the serial interface IICA cannot be written. 										
		The serial interface IICA is in the reset status.											
	1	Supplies input clock.											
		• SFR used by the serial interface IICA can be read and written.											
	SAU0EN	Control of serial array unit input clock supply											
	0												
	0	Stops input clock supply.SFR used by the serial array unit cannot be written.											
		• The serial array unit is in the reset status.											
	1	Supplies input clock.											
		• SFR used by the serial array unit can be read and written.											
]	OACMPEN	Co	ntrol of comp	arator and pro	grammable ga	ain amplifier in	nut clock su	nnlv					
		Stops input of			grammable ge		put clock su	рріу					
	0			arator and pro	grammable ga	un amplifier ca	annot be writ	ten.					
		The compa	arator and pro	ogrammable g	ain amplifier is	s in the reset s	status.						
	1	Supplies inp											
l		 SFR used 	by the compa	arator and pro	grammable ga	in amplifier ca	an be read a	nd written.					
[TAU0EN		Cont	rol of timer an	ray unit TAUS	input clock su	vlaai						
	0	Stops input of											
	-			y unit TAUS c	annot be writte	en.							
		 Timer arra 	y unit TAUS i	s in the reset	status.								
	1	Supplies inp											
l		● SFR used	by timer array	y unit TAUS c	an be read an	d written.							

Note This is not mounted onto 44-pin products of the 78K0R/KC3-L

Caution Be sure to clear bits 0, 1, 3, and 6 (44-pin products: bits 0, 1, 3, 4, and 6) of the PER0 register, bits 0 to 2 and 4 to 7 of the PER1 register, and bits 1 to 7 of the PER2 register to 0.

(8) Operation speed mode control register (OSMC)

FLPC and FSEL can be used to control the step-up circuit of the flash memory for high-speed operation.

If the microcontroller operates at a low speed with a system clock of 10 MHz or less, the power consumption can be lowered by setting this register to the default value, 00H. Furthermore, when operating the system clock at 1 MHz, the power consumption can be further reduced by setting FLPC to 1.

RTCLPC can be used to set the operation in subsystem clock HALT mode.

OSMC can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 5-9. Format of Operation Speed Mode Control Register (OSMC)

Address: F00F3H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
OSMC	RTCLPC	0	0	0	0	0	FLPC	FSEL

FLPC	FSEL	fclk frequency selection
0	0	Operates at a frequency of 10 MHz or less (default).
0	1	Operates at a frequency higher than 10 MHz.
1	0	Operates at a frequency of 1 MHz.
1	1	Setting prohibited

RTCLPC	Setting in subsystem clock HALT mode						
0	nables supply of subsystem clock to peripheral functions						
	(See Table 18-1 for peripheral functions whose operations are enabled.)						
1	Stops supply of subsystem clock to peripheral functions other than real-time counter						

Cautions 1. Write "1" to FSEL before the following two operations.

- Changing the clock prior to dividing fclk to a clock other than fill.
- Operating the DMA controller.
- 2. The CPU waits when "1" is written to the FSEL flag.

The wait time is 15 μ s to 20 μ s (target) when fclk = fiH, and 30 μ s to 40 μ s (target) when fclk = fiH/2.

However, counting the oscillation stabilization time of fx can continue even while the CPU is waiting.

- 3. To increase fclk to 10 MHz or higher, set FSEL to "1", then change fclk after two or more clocks have elapsed.
- 4. Even when set to FSEL = 1, the system clock can be operated at a frequency of 10 MHz or less.

When setting FSEL to "1", however, do so while $V_{DD} \ge 2.25 V$.

When set to FSEL = 1, make sure that $V_{DD} \ge 2.25$ V at the following timings, even if fcLK is divided.

- When releasing fill or fex from the STOP mode selected for fclk
- When switching fclk from fsub to fmain

(Cautions are given on the next page.)

- 5. The HALT mode current when the subsystem clock is used can be reduced by setting RTCLPC to 1. However, no clock can be supplied to the peripheral functions other than the real-time counter during subsystem clock HALT mode. Set bit 7 (RTCEN) of PER0 to 1, and all of bits 0 to 6 of PER0, bits 0 to 7 of PER1, and bits 0 to 7 of PER2 to 0 before setting subsystem clock HALT mode.
- 6 If FLPC is once set from 0 to 1, it is prohibited to set it back from 1 to 0, other than by a reset.

5.4 System Clock Oscillator

5.4.1 X1 oscillator

The X1 oscillator oscillates with a crystal resonator or ceramic resonator (2 to 20 MHz) connected to the X1 and X2 pins.

An external clock can also be input. In this case, input the clock signal to the EXCLK pin.

To use the X1 oscillator, set bits 7 and 6 (EXCLK, OSCSEL) of the clock operation mode control register (CMC) as follows.

• Crystal or ceramic oscillation: EXCLK, OSCSEL = 0, 1

• External clock input: EXCLK, OSCSEL = 1, 1


When the X1 oscillator is not used, set the input port mode (EXCLK, OSCSEL = 0, 0).

When the pins are not used as input port pins, either, see Table 2-2 Connection of Unused Pins.


Figure 5-10 shows an example of the external circuit of the X1 oscillator.

Figure 5-10. Example of External Circuit of X1 Oscillator

(a) Crystal or ceramic oscillation



(b) External clock



Cautions are listed on the next page.

5.4.2 XT1 oscillator


The XT1 oscillator oscillates with a crystal resonator (standard: 32.768 kHz) connected to the XT1 and XT2 pins. To use the XT1 oscillator, set bit 4 (OSCSELS) of the clock operation mode control register (CMC) to 1.

When the XT1 oscillator is not used, set the input port mode (OSCSELS = 0).

When the pins are not used as input port pins, either, see Table 2-2 Connection of Unused Pins.

Figure 5-11 shows an example of the external circuit of the XT1 oscillator.

Figure 5-11. Example of External Circuit of XT1 Oscillator (Crystal Oscillation)



Cautions are listed on the next page.

- Caution 1. When using the X1 oscillator and XT1 oscillator, wire as follows in the area enclosed by the broken lines in the Figures 5-10 and 5-11 to avoid an adverse effect from wiring capacitance.
 - Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vss. Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.

The XT1 oscillator is a circuit with low amplification in order to achieve low-power consumption. Note the following points when designing the circuit.

- Pins and circuit boards include parasitic capacitance. Therefore, perform oscillation evaluation using a circuit board to be actually used and confirm that there are no problems.
- When using the ultra-low power consumption oscillation (AMPHS1 = 1) as the mode of the XT1 oscillator, use the recommended resonators described in CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET).
- Make the wiring between the XT1 and XT2 pins and the resonators as short as possible, and minimize the parasitic capacitance and wiring resistance. Note this particularly when the ultra-low power consumption oscillation (AMPHS1 = 1) is selected.
- Configure the circuit of the circuit board, using material with little wiring resistance.
- Place a ground pattern that has the same potential as Vss as much as possible near the XT1 oscillator.
- Be sure that the signal lines between the XT1 and XT2 pins, and the resonators do not cross with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows.
- The impedance between the XT1 and XT2 pins may drop and oscillation may be disturbed due to moisture absorption of the circuit board in a high-humidity environment or dew condensation on the board. When using the circuit board in such an environment, take measures to damp-proof the circuit board, such as by coating.
- When coating the circuit board, use material that does not cause capacitance or leakage between the XT1 and XT2 pins.


Figure 5-12 shows examples of incorrect resonator connection.




- (a) Too long wiring (b) Crossed signal line PORT X1 Х2 X1 X2 NG 401 $\{0\}$ NG NG 7/7 (c) The X1 and X2 signal line wires cross. (d) A power supply/GND pattern exists under the X1 and X2 wires. Vss X1 X1 X2 Vaa Note Power supply/GND pattern
- Note Do not place a power supply/GND pattern under the wiring section (section indicated by a broken line in the figure) of the X1 and X2 pins and the resonators in a multi-layer board or double-sided board.
 Do not configure a layout that will cause capacitance elements and affect the oscillation characteristics.
- **Remark** When using the subsystem clock, replace X1 and X2 with XT1 and XT2, respectively. Also, insert resistors in series on the XT2 side.


Figure 5-12. Examples of Incorrect Resonator Connection (2/2)

- (e) Wiring near high alternating current
- (f) Current flowing through ground line of oscillator (potential at points A, B, and C fluctuates)





(g) Signals are fetched



- **Remark** When using the subsystem clock, replace X1 and X2 with XT1 and XT2, respectively. Also, insert resistors in series on the XT2 side.
- Caution 2. When X2 and XT1 are wired in parallel, the crosstalk noise of X2 may increase with XT1, resulting in malfunctioning.

5.4.3 Internal high-speed oscillator^{Note}

The internal high-speed oscillator is incorporated in the 78K0R/Kx3-L (1, 8 MHz (TYP.)). Oscillation can be controlled by bit 0 (HIOSTOP) of the clock operation status control register (CSC).

5.4.4 20 MHz internal high-speed oscillator^{Note}

The 20 MHz internal high-speed oscillator is incorporated in the 78K0R/Kx3-L (20 MHz (TYP.)). Oscillation can be controlled by bit 0 (DSCON) of the 20 MHz internal high-speed oscillation control register (DSCCTL) with $V_{DD} \ge 2.7 \text{ V}$.

After a reset release, the 20 MHz internal high-speed oscillator starts oscillating by setting bit 0 (DSCON) of the DSCCTL register to 1.

Note To use the 1, 8, or 20 MHz internal high-speed oscillation clock, use the option byte to set the frequency in advance (for details, see CHAPTER 23 OPTION BYTE). Also, the internal high-speed oscillator automatically starts oscillating after reset release. To use the 20 MHz internal high-speed oscillator to operate the microcontroller, oscillation is started by setting bit 0 (DSCON) of the 20 MHz internal high-speed oscillation control register (DSCCTL) to 1 with V_{DD} ≥ 2.7 V.

5.4.5 Internal low-speed oscillator

The internal low-speed oscillator is incorporated in the 78K0R/Kx3-L.

The internal low-speed oscillation clock is used only as the watchdog timer clock. The internal low-speed oscillation clock cannot be used as the CPU clock.

After a reset release, the internal low-speed oscillator automatically starts oscillation, and the watchdog timer is driven (30 kHz (TYP.)) if the watchdog timer operation is enabled by the option byte.

The internal low-speed oscillator continues oscillation except when the watchdog timer stops. When the watchdog timer operates, the internal low-speed oscillation clock does not stop, even in case of a program loop.

5.4.6 Prescaler

The prescaler generates a CPU/peripheral hardware clock by dividing the main system clock and subsystem clock.

5.5 Clock Generator Operation

The clock generator generates the following clocks and controls the operation modes of the CPU, such as standby mode (see **Figure 5-1**).

- Main system clock fMAIN
 - High-speed system clock fmx
 - X1 clock fx

External main system clock fEX

- Internal high-speed oscillation clock fін
- 20 MHz internal high-speed oscillation clock filH20
- Subsystem clock fsub
- Internal low-speed oscillation clock fiL
- CPU/peripheral hardware clock fclk

The CPU starts operation when the internal high-speed oscillator starts outputting after a reset release in the 78K0R/Kx3-L.

When the power supply voltage is turned on, the clock generator operation is shown in Figure 5-13 to Figure 5-16.






Figure 5-13. Clock Generator Operation When Power Supply Voltage Is Turned On (When LVI Default Start Function Stopped Is Set (Option Byte: LVIOFF = 1))

- <1> When the power is turned on, an internal reset signal is generated by the power-on-clear (POC) circuit.
- <2> When the power supply voltage exceeds 1.61 V (TYP.), the reset is released and the internal high-speed oscillator automatically starts oscillation.
- <3> When the power supply voltage rises with a slope of 0.5 V/ms (MIN.), the CPU starts operation on the internal high-speed oscillation clock after a reset processing such as waiting for the voltage of the power supply or regulator to stabilize has been performed after reset release.
- <4> Set the start of oscillation of the X1 or XT1 clock via software (see (1) in 5.6.1 Example of controlling high-speed system clock and (1) in 5.6.3 Example of controlling subsystem clock).
- <5> When switching the CPU clock to the X1 or XT1 clock, wait for the clock oscillation to stabilize, and then set switching via software (see (3) in 5.6.1 Example of controlling high-speed system clock and (2) in 5.6.3 Example of controlling subsystem clock).
- **Notes 1.** The internal reset processing time includes the oscillation accuracy stabilization time of the internal high-speed oscillation clock.
 - 2. When releasing a reset (above figure) or releasing STOP mode while the CPU is operating on the internal high-speed oscillation clock, confirm the oscillation stabilization time for the X1 clock using the oscillation stabilization time counter status register (OSTC). If the CPU operates on the high-speed system clock (X1 oscillation), set the oscillation stabilization time when releasing STOP mode using the oscillation stabilization time select register (OSTS).


- Cautions 1. If the voltage rises with a slope of less than 0.5 V/ms (MIN.) from power application until the voltage reaches 1.8 V, input a low level to the RESET pin from power application until the voltage reaches 1.8 V, or set the LVI default start function stopped by using the option byte (LVIOFF = 0) (see Figure 5-14). By doing so, the CPU operates with the same timing as <2> and thereafter in Figure 5-13 after reset release by the RESET pin.
 - 2. It is not necessary to wait for the oscillation stabilization time when an external clock input from the EXCLK pin is used.
- Remark While the microcontroller is operating, a clock that is not used as the CPU clock can be stopped via software settings. The internal high-speed oscillation clock and high-speed system clock can be stopped by executing the STOP instruction (see (4) in 5.6.1 Example of controlling high-speed system clock, (3) in 5.6.2 Example of controlling internal high-speed oscillation clock, and (3) in 5.6.3 Example of controlling subsystem clock).







- <1> When the power is turned on, an internal reset signal is generated by the power-on-clear (POC) circuit.
- <2> When the power supply voltage exceeds 2.07 V (TYP.), the reset is released and the internal high-speed oscillator automatically starts oscillation.
- <3> After the reset is released and reset processing is performed, the CPU starts operation on the internal highspeed oscillation clock.
- <4> Set the start of oscillation of the X1 or XT1 clock via software (see (1) in 5.6.1 Example of controlling high-speed system clock and (1) in 5.6.3 Example of controlling subsystem clock).
- <5> When switching the CPU clock to the X1 or XT1 clock, wait for the clock oscillation to stabilize, and then set switching via software (see (3) in 5.6.1 Example of controlling high-speed system clock and (2) in 5.6.3 Example of controlling subsystem clock).

- **Notes 1.** The internal reset processing time includes the oscillation accuracy stabilization time of the internal high-speed oscillation clock.
 - 2. When releasing a reset (above figure) or releasing STOP mode while the CPU is operating on the internal high-speed oscillation clock, confirm the oscillation stabilization time for the X1 clock using the oscillation stabilization time counter status register (OSTC). If the CPU operates on the high-speed system clock (X1 oscillation), set the oscillation stabilization time when releasing STOP mode using the oscillation stabilization time select register (OSTS).
- Cautions 1. A voltage stabilization time (about 2.0 to 5.8 ms) is required after the supply voltage reaches 1.61 V (TYP.). If the time for the supply voltage to rise from 1.61 V (TYP.) to 2.07 V (TYP.) is shorter than the voltage stabilization time, reset processing is entered after the voltage stabilization time elapses.
 - 2. It is not necessary to wait for the oscillation stabilization time when an external clock input from the EXCLK pin is used.
- Remark While the microcontroller is operating, a clock that is not used as the CPU clock can be stopped via software settings. The internal high-speed oscillation clock and high-speed system clock can be stopped by executing the STOP instruction (see (4) in 5.6.1 Example of controlling high-speed system clock, (3) in 5.6.2 Example of controlling internal high-speed oscillation clock, and (3) in 5.6.3 Example of controlling subsystem clock).





- <1> When the power is turned on, an internal reset signal is generated by the power-on-clear (POC) circuit.
- <2> When the power supply voltage exceeds 1.61 V (TYP.), the reset is released and the internal high-speed oscillator automatically starts oscillation.
- <3> When the power supply voltage rises with a slope of 0.5 V/ms (MIN.), the CPU starts operation on the internal high-speed oscillation clock after a reset processing such as waiting for the voltage of the power supply or regulator to stabilize has been performed after reset release.
- <4> Check that the power supply voltage is 2.7 V or more and set DSCON = 1 by software.
- <5> Switch the clock by setting SELDSC = 1 by software after waiting for 100 μ s.
- **Note** The internal reset processing time includes the oscillation accuracy stabilization time of the internal highspeed oscillation clock.
- Cautions 1. To use the 20 MHz internal high-speed oscillation clock, use bits 2 and 1 (FRQSEL2 and FRQSEL1) of the option byte (000C1H) to set the frequency to 20 MHz in advance (for details, see CHAPTER 23 OPTION BYTE).
 - If the voltage rises with a slope of less than 0.5 V/ms (MIN.) from power application until the voltage reaches 1.8 V, input a low level to the RESET pin from power application until the voltage reaches 1.8 V, or set the LVI default start function stopped by using the option byte (LVIOFF = 0) (see Figure 5-16). By doing so, the CPU operates with the same timing as <2> and thereafter in Figure 5-15 after reset release by the RESET pin.



- <1> When the power is turned on, an internal reset signal is generated by the power-on-clear (POC) circuit.
- <2> When the power supply voltage exceeds 2.07 V (TYP.), the reset is released and the internal high-speed oscillator automatically starts oscillation.
- <3> After the reset is released and reset processing is performed, the CPU starts operation on the internal highspeed oscillation clock.
- <4> Check that the power supply voltage is 2.7 V or more and set DSCON = 1 by software.
- <5> Switch the clock by setting SELDSC = 1 by software after waiting for 100 μ s.
- **Note** The internal reset processing time includes the oscillation accuracy stabilization time of the internal high-speed oscillation clock.
- Cautions 1. To use the 20 MHz internal high-speed oscillation clock, use bits 2 and 1 (FRQSEL2 and FRQSEL1) of the option byte (000C1H) to set the frequency to 20 MHz in advance (for details, see CHAPTER 23 OPTION BYTE).
 - 2. A voltage stabilization time (about 2.0 to 5.8 ms) is required after the supply voltage reaches 1.61 V (TYP.). If the time for the supply voltage to rise from 1.61 V (TYP.) to 2.07 V (TYP.) is shorter than the voltage stabilization time, reset processing is entered after the voltage stabilization time elapses.

5.6 Controlling Clock

5.6.1 Example of controlling high-speed system clock

The following two types of high-speed system clocks are available.

- X1 clock: Crystal/ceramic resonator is connected to the X1 and X2 pins.
- External main system clock: External clock is input to the EXCLK pin.

When the high-speed system clock is not used, the X1/P121 and X2/EXCLK/P122 pins can be used as input port pins.

Caution The X1/P121 and X2/EXCLK/P122 pins are in the input port mode after a reset release.

The following describes examples of setting procedures for the following cases.

- (1) When oscillating X1 clock
- (2) When using external main system clock
- (3) When using high-speed system clock as CPU/peripheral hardware clock
- (4) When stopping high-speed system clock

(1) Example of setting procedure when oscillating the X1 clock

- <1> Setting P121/X1 and P122/X2/EXCLK pins and setting oscillation frequency (CMC register)
 - 2 MHz \leq fx \leq 10 MHz

EXCLK	OSCSEL	0	OSCSELS	0	AMPHS1	AMPHS0	AMPH
0	1	0	0/1	0	0/1	0/1	0

• 10 MHz < fx \leq 20 MHz

I	EXCLK	OSCSEL	0	OSCSELS	0	AMPHS1	AMPHS0	AMPH
	0	1	0	0/1	0	0/1	0/1	1

Remarks 1. fx: X1 clock oscillation frequency

2. For setting of the P123/XT1 and P124/XT2 pins, see 5.6.3 Example of controlling subsystem clock.

- <2> Controlling oscillation of X1 clock (CSC register) If MSTOP is cleared to 0, the X1 oscillator starts oscillating.
- <3> Waiting for the stabilization of the oscillation of X1 clock

Check the OSTC register and wait for the necessary time.

During the wait time, other software processing can be executed with the internal high-speed oscillation clock.

Cautions 1. The CMC register can be written only once after reset release, by an 8-bit memory manipulation instruction.

Therefore, it is necessary to also set the value of the OSCSELS bit at the same time. For OSCSELS bit, see 5.6.3 Example of controlling subsystem clock.

2. Set the X1 clock after the supply voltage has reached the operable voltage of the clock to be used (see CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET)).

(2) Example of setting procedure when using the external main system clock

<1> Setting P121/X1 and P122/X2/EXCLK pins (CMC register)

EXCLK	OSCSEL	0	OSCSELS	0	AMPHS1	AMPHS0	AMPH
1	1	0	0/1	0	0/1	0/1	0/1

Remark For setting of the P123/XT1 and P124/XT2 pins, see 5.6.3 (1) Example of setting procedure when oscillating the subsystem clock.

- <2> Controlling external main system clock input (CSC register) When MSTOP is cleared to 0, the input of the external main system clock is enabled.
- Cautions 1. The CMC register can be written only once after reset release, by an 8-bit memory manipulation instruction.

Therefore, it is necessary to also set the value of the OSCSELS bits at the same time. For OSCSELS bits, see 5.6.3 Example of controlling subsystem clock.

- 2. Set the external main system clock after the supply voltage has reached the operable voltage of the clock to be used (see CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET)).
- (3) Example of setting procedure when using high-speed system clock as CPU/peripheral hardware clock <1> Setting high-speed system clock oscillation^{Note}

(See 5.6.1 (1) Example of setting procedure when oscillating the X1 clock and (2) Example of setting procedure when using the external main system clock.)

Note The setting of <1> is not necessary when high-speed system clock is already operating.

<2> Setting the high-speed system clock as the source clock of the CPU/peripheral hardware clock and setting the division ratio of the set clock (CKC register)

MCM0	MDIV2	MDIV1	MDIV0	Selection of CPU/Peripheral Hardware Clock (fclk)
1	0	0	0	fмх
	0	0	1	f _{MX} /2
	0	1	0	f _{MX} /2 ²
	0	1	1	f _{MX} /2 ³
	1	0	0	fmx/2 ⁴
	1	0	1	fmx/2 ^{5 Note}

Note Setting is prohibited when f_{MX} < 4 MHz.

<3> If some peripheral hardware macros are not used, supply of the input clock to each hardware macro can be stopped.

(PER0 regis	ster)						
RTCEN	0	ADCEN	IICAEN Note	0	SAU0EN	0	0
(PER1 register)							
0	0	0	0	OACMPEN	0	0	0
(PER2 register)							
0	0	0	0	0	0	0	TAU0EN

xxxEN	Input clock control
0	Stops input clock supply.
1	Supplies input clock.

Note This is not mounted onto 44-pin products of the 78K0R/KC3-L

Caution Be sure to clear the following bits to 0.

- Bits 0, 1, 3, and 6 of the PER0 register (bits 0, 1, 3, 4, and 6 for 44-pin products of 78K0R/KC3-L)
- Bits 0 to 2 and 4 to 7 of the PER1 register
- Bits 1 to 7 of the PER2 register

RTCEN:	Control of the real-time counter input clock
ADCEN:	Control of the A/D converter input clock
IICAEN:	Control of the serial interface IICA input clock
SAU0EN:	Control of the serial array unit input clock
OACMPEN:	Control of the programmable gain amplifier input clock
TAU0EN:	Control of the timer array unit TAUS input clock
	ADCEN: IICAEN: SAU0EN: OACMPEN:

(4) Example of setting procedure when stopping the high-speed system clock

The high-speed system clock can be stopped (disabling clock input if the external clock is used) in the following two ways.

- Executing the STOP instruction
- Setting MSTOP to 1

(a) To execute a STOP instruction

<1> Setting to stop peripheral hardware

Stop peripheral hardware that cannot be used in the STOP mode (for peripheral hardware that cannot be used in STOP mode, see **CHAPTER 18 STANDBY FUNCTION**).

- <2> Setting the X1 clock oscillation stabilization time after STOP mode is released If the X1 clock oscillates before the STOP mode is entered, set the value of the OSTS register before executing the STOP instruction.
- <3> Executing the STOP instruction

When the STOP instruction is executed, the system is placed in the STOP mode and X1 oscillation is stopped (the input of the external clock is disabled).

(b) To stop X1 oscillation (disabling external clock input) by setting MSTOP to 1

<1> Confirming the CPU clock status (CKC register)

Confirm with CLS and MCS that the CPU is operating on a clock other than the high-speed system clock.

When CLS = 0 and MCS = 1, the high-speed system clock is supplied to the CPU, so change the CPU clock to the subsystem clock or internal high-speed oscillation clock.

CLS	MCS	CPU Clock Status
0	0	Internal high-speed oscillation clock or 20 MHz internal high-speed oscillation clock
0	1	High-speed system clock
1	×	Subsystem clock

<2> Setting of X1 clock oscillation stabilization time after restart of X1 clock oscillation^{Note}

Prior to setting "1" to MSTOP, set the OSTS register to a value greater than the count value to be confirmed with the OSTS register after X1 clock oscillation is restarted.

- <3> Stopping the high-speed system clock (CSC register)When MSTOP is set to 1, X1 oscillation is stopped (the input of the external clock is disabled).
- **Note** This setting is required to resume the X1 clock oscillation when the high-speed system clock is in the X1 oscillation mode.

This setting is not required in the external clock input mode.

Caution Be sure to confirm that MCS = 0 or CLS = 1 when setting MSTOP to 1. In addition, stop peripheral hardware that is operating on the high-speed system clock.

5.6.2 Example of controlling internal high-speed oscillation clock

The following describes examples of clock setting procedures for the following cases.

- (1) When restarting oscillation of the internal high-speed oscillation clock
- (2) When using internal high-speed oscillation clock as CPU/peripheral hardware clock
- (3) When stopping the internal high-speed oscillation clock
- (1) Example of setting procedure when restarting oscillation of the internal high-speed oscillation clock^{Note}
 - <1> Setting restart of oscillation of the internal high-speed oscillation clock (CSC register) When HIOSTOP is cleared to 0, the internal high-speed oscillation clock restarts oscillation.
 - **Note** After a reset release, the internal high-speed oscillator automatically starts oscillating and the internal high-speed oscillation clock is selected as the CPU/peripheral hardware clock.
- (2) Example of setting procedure when using internal high-speed oscillation clock as CPU/peripheral hardware clock
 - <1> Restarting oscillation of the internal high-speed oscillation clock^{Note} (See 5.6.2 (1) Example of setting procedure when restarting internal high-speed oscillation clock).
 - **Note** The setting of <1> is not necessary when the internal high-speed oscillation clock is operating.

<2> Setting the internal high-speed oscillation clock as the source clock of the CPU/peripheral hardware clock and setting the division ratio of the set clock (CKC register)

MCM0	MDIV2	MDIV1	MDIV0	Selection of CPU/Peripheral Hardware Clock (fclk)
0	0	0	0	fін
	0	0	1	fн/2
	0	1	0	fн/2²
	0	1	1	fн/2³
	1	0	0	fін/2 ⁴
	1	0	1	fı⊩/2⁵

Caution If switching the CPU/peripheral hardware clock from the high-speed system clock to the internal high-speed oscillation clock after restarting the internal high-speed oscillation clock, do so after 10 μ s or more have elapsed.

If the switching is made immediately after the internal high-speed oscillation clock is restarted, the accuracy of the internal high-speed oscillation cannot be guaranteed for $10 \ \mu$ s.

(3) Example of setting procedure when stopping the internal high-speed oscillation clock

The internal high-speed oscillation clock can be stopped in the following two ways.

- Executing the STOP instruction
- Setting HIOSTOP to 1

(a) To execute a STOP instruction

<1> Setting of peripheral hardware

Stop peripheral hardware that cannot be used in the STOP mode (for peripheral hardware that cannot be used in STOP mode, see **CHAPTER 18 STANDBY FUNCTION**).

- <2> Setting the X1 clock oscillation stabilization time after STOP mode is released If the X1 clock oscillates before the STOP mode is entered, set the value of the OSTS register before executing the STOP instruction.
- <3> Executing the STOP instruction When the STOP instruction is executed, the system is placed in the STOP mode and internal highspeed oscillation clock is stopped.

(b) To stop internal high-speed oscillation clock by setting HIOSTOP to 1

<1> Confirming the CPU clock status (CKC register)

Confirm with CLS and MCS that the CPU is operating on a clock other than the internal high-speed oscillation clock.

When CLS = 0 and MCS = 0, the internal high-speed oscillation clock is supplied to the CPU, so change the CPU clock to the high-speed system clock or subsystem clock.

CLS	MCS	CPU Clock Status
0	0	Internal high-speed oscillation clock or 20 MHz internal high-speed oscillation clock
0	1	High-speed system clock
1	×	Subsystem clock

<2> Stopping the internal high-speed oscillation clock (CSC register) When HIOSTOP is set to 1, internal high-speed oscillation clock is stopped.

Caution Be sure to confirm that MCS = 1 or CLS = 1 when setting HIOSTOP to 1. In addition, stop peripheral hardware that is operating on the internal high-speed oscillation clock.

5.6.3 Example of controlling subsystem clock

The subsystem clock can be oscillated by connecting a crystal resonator to the XT1 and XT2 pins. When the subsystem clock is not used, the XT1/P123 and XT2/P124 pins can be used as input port pins.

Caution The XT1/P123 and XT2/P124 pins are in the input port mode after a reset release.

The following describes examples of setting procedures for the following cases.

- (1) When oscillating subsystem clock
- (2) When using subsystem clock as CPU clock
- (3) When stopping subsystem clock
 - Caution When the subsystem clock is used as the CPU clock, the subsystem clock is also supplied to the peripheral hardware (except the real-time counter, clock output/buzzer output, and watchdog timer). At this time, the operations of the A/D converter and IICA are not guaranteed. For the operating characteristics of the peripheral hardware, refer to the chapters describing the various peripheral hardware as well as CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET).

(1) Example of setting procedure when oscillating the subsystem clock

<1> Setting P123/XT1 and P124/XT2 pins (CMC register)

EXCLK	OSCSEL	0	OSCSELS	0	AMPHS1	AMPHS0	AMPH
0/1	0/1	0	1	0	0/1	0/1	0/1

Remark For setting of the P121/X1 and P122/X2 pins, see 5.6.1 Example of controlling high-speed system clock.

- <2> Controlling oscillation of subsystem clock (CSC register) If XTSTOP is cleared to 0, the XT1 oscillator starts oscillating.
- <3> Waiting for the stabilization of the subsystem clock oscillation Wait for the oscillation stabilization time of the subsystem clock by software, using a timer function.
- Caution The CMC register can be written only once after reset release, by an 8-bit memory manipulation instruction.

Therefore, it is necessary to also set the value of the EXCLK and OSCSEL bits at the same time. For EXCLK and OSCSEL bits, see 5.6.1 (1) Example of setting procedure when oscillating the X1 clock or 5.6.1 (2) Example of setting procedure when using the external main system clock.

- (2) Example of setting procedure when using the subsystem clock as the CPU clock
 - <1> Setting subsystem clock oscillation^{Note}

(See 5.6.3 (1) Example of setting procedure when oscillating the subsystem clock.)

Note The setting of <1> is not necessary when while the subsystem clock is operating.

<2> Setting the subsystem clock as the source clock of the CPU clock (CKC register)

CSS	Selection of CPU/Peripheral Hardware Clock (fcLK)
1	fsub/2

Caution When the subsystem clock is used as the CPU clock, the subsystem clock is also supplied to the peripheral hardware (except the real-time counter, clock output/buzzer output, and watchdog timer). At this time, the operations of the A/D converter and IICA are not guaranteed. For the operating characteristics of the peripheral hardware, refer to the chapters describing the various peripheral hardware as well as CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET).

(3) Example of setting procedure when stopping the subsystem clock

<1> Confirming the CPU clock status (CKC register)

Confirm with CLS and MCS that the CPU is operating on a clock other than the subsystem clock.

When CLS = 1, the subsystem clock is supplied to the CPU, so change the CPU clock to the internal high-speed oscillation clock or high-speed system clock.

CLS	MCS	CPU Clock Status
0	0	Internal high-speed oscillation clock or 20 MHz internal high-speed oscillation clock
0	1	High-speed system clock
1	×	Subsystem clock

<2> Stopping the subsystem clock (CSC register)

When XTSTOP is set to 1, subsystem clock is stopped.

- Cautions 1. Be sure to confirm that CLS = 0 when setting XTSTOP to 1. In addition, stop the peripheral hardware if it is operating on the subsystem clock.
 - 2. The subsystem clock oscillation cannot be stopped using the STOP instruction.

5.6.4 Example of controlling internal low-speed oscillation clock

The internal low-speed oscillation clock cannot be used as the CPU clock. Used only as the watchdog timer clock. The internal low-speed oscillator automatically starts oscillation after a reset release, and the watchdog timer is driven (30 kHz (TYP.)) if the watchdog timer operation is enabled by the option byte.

The internal low-speed oscillator continues oscillation except when the watchdog timer stops. When the watchdog timer operates, the internal low-speed oscillation clock does not stop even in case of a program loop.

(1) Example of setting procedure when stopping the internal low-speed oscillation clock


The internal low-speed oscillation clock can be stopped in the following two ways.

- Stop the watchdog timer in the HALT/STOP mode by the option byte (bit 0 (WDSTBYON) of 000C0H = 0), and execute the HALT or STOP instruction.
- Stop the watchdog timer by the option byte (bit 4 (WDTON) of 000C0H = 0).
- (2) Example of setting procedure when restarting oscillation of the internal low-speed oscillation clock
 - The internal low-speed oscillation clock can be restarted as follows.
 - Release the HALT or STOP mode

(only when the watchdog timer is stopped in the HALT/STOP mode by the option byte (bit 0 (WDSTBYON) of 000C0H) = 0) and when the watchdog timer is stopped as a result of execution of the HALT or STOP instruction).

5.6.5 CPU clock status transition diagram

Figure 5-17 shows the CPU clock status transition diagram of this product.





- Notes 1. Preliminary value and subject to change.
 - 2. After reset release, an operation at one of the following operating frequencies is started, because $f_{CLK} = f_{IH}/2$ has been selected by setting the system clock control register (CKC) to 09H.
 - When 1 MHz has been selected by using the option byte: 500 kHz (1 MHz/2)
 - When 8 MHz or 20 MHz has been selected by using the option byte: 4 MHz (8 MHz/2)
- Remarks 1. If the low-power-supply detector (LVI) is set to ON by default by the option bytes, the reset will not be released until the power supply voltage (V_{DD}) exceeds 2.07 V±0.2 V^{Note}.
 After the reset operation, the status will shift to (B) in the above figure.
 - 2. DSC: 20 MHz internal high-speed oscillation clock

Table 5-4 shows transition of the CPU clock and examples of setting the SFR registers.

Table 5-4. CPU Clock Transition and SFR Register Setting Examples (1/6)

(1) CPU operating with internal high-speed oscillation clock (B) after reset release (A)

Status Transition	SFR Register Setting
$(A) \rightarrow (B)$	SFR registers do not have to be set (default status after reset release).

(2) CPU operating with high-speed system clock (C) after reset release (A)

(The CPU operates with the internal high-speed oscillation clock immediately after a reset release (B).)

(Setting sequence of SFR registers)							
Setting Flag of SFR Register	CMC Register ^{Note 1}		CSC Register	OSMC Register	OSTC Register	CKC Register	
Status Transition	EXCLK	OSCSEL	AMPH	MSTOP	FSEL		MCM0
	0	1	0	0	0	Must be checked	1
$(A) \rightarrow (B) \rightarrow (C)$ (X1 clock: 10 MHz < fx \leq 20 MHz)	0	1	1	0	1 ^{Note 2}	Must be checked	1
$(A) \rightarrow (B) \rightarrow (C)$ (external main clock)	1	1	0/1	0	0/1	Must not be checked	1

Notes 1. The CMC register can be written only once by an 8-bit memory manipulation instruction after reset release.

2. FSEL = 1 when $f_{CLK} > 10 \text{ MHz}$ If a divided clock is selected and $f_{CLK} \le 10 \text{ MHz}$, use with FSEL = 0 is possible even if $f_X > 10 \text{ MHz}$.

Caution Set the clock after the supply voltage has reached the operable voltage of the clock to be set (see CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET)).

(3) CPU operating with subsystem clock (D) after reset release (A)

(The CPU operates with the internal high-speed oscillation clock immediately after a reset release (B).)

(Sett	ing sequence of SFR registers)				
	Setting Flag of SFR Register	CMC Register ^{Note}	CSC Register	Waiting for	CKC Register
Status Transition		OSCSELS	XTSTOP	Oscillation Stabilization	CSS
$(A) \to (B) \to (D)$		1	0	Necessary	1

Note The CMC register can be written only once by an 8-bit memory manipulation instruction after reset release.

Table 5-4. CPU Clock Transition and SFR Register Setting Examples (2/6)

(4) CPU operating with 20 MHz internal high-speed oscillation clock (J) after reset release (A)

(The CPU operates with the internal high-speed oscillation clock immediately after a reset release (B).)

(Set	ting sequence of SFR registers)			>
	Setting Flag of SFR Register	DSCCTL Register Note	Waiting for Oscillation	DSCCTL Register
Status Transition		DSCON	Stabilization	SELDSC
$(A) \to (B) \to (J)$		1	Necessary	1
			(100 <i>µ</i> s)	

Note Check that $V_{DD} \ge 2.7 \text{ V}$ and set DSCON = 1.

(5) CPU clock changing from internal high-speed oscillation clock (B) to high-speed system clock (C)

(Setting sequence of SFR registers)-								
Setting Flag of SFR Register	CM	CMC Register ^{Note 1}		OSTS	CSC	OSMC	OSTC	CKC
Status Transition	FYOLK	000051		Register	Register	Register	Register	Register
	EXCLK	OSCSEL	AMPH		MSTOP	FSEL		MCM0
$(B) \rightarrow (C)$	0	1	0	Note 2	0	0	Must be	1
(X1 clock: 2 MHz \leq fX \leq 10 MHz)							checked	
$(B) \rightarrow (C)$	0	1	1	Note 2	0	1 ^{Note 3}	Must be	1
(X1 clock: 10 MHz < fX \leq 20 MHz)							checked	
$(B) \rightarrow (C)$	1	1	0/1	Note 2	0	0/1	Must not	1
(external main clock)							be	
``````````````````````````````````````							checked	
			)	2				

Unnecessary if these registers Unnecessary if the CPU is operating with are already set the high-speed system clock

- **Notes 1.** The CMC register can be changed only once after reset release. This setting is not necessary if it has already been set.
  - 2. Set the oscillation stabilization time as follows.
    Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS
  - 3. FSEL = 1 when  $f_{CLK} > 10 \text{ MHz}$ If a divided clock is selected and  $f_{CLK} \le 10 \text{ MHz}$ , use with FSEL = 0 is possible even if  $f_X > 10 \text{ MHz}$ .
- Caution Set the clock after the supply voltage has reached the operable voltage of the clock to be set (see CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET)).
- **Remark** (A) to (K) in Table 5-4 correspond to (A) to (K) in Figure 5-17.

## Table 5-4. CPU Clock Transition and SFR Register Setting Examples (3/6)

## (6) CPU clock changing from internal high-speed oscillation clock (B) to subsystem clock (D)

(Setting sequence of SFR registers)				<b>&gt;</b>
Setting Flag of SFR Register	CMC Register ^{Note}	CSC Register	Waiting for	CKC Register
Status Transition	OSCSELS	XTSTOP	Oscillation Stabilization	CSS
$(B) \to (D)$	1	0	Necessary	1

Unnecessary if the CPU is operating with the subsystem clock

Note The CMC register can be written only once by an 8-bit memory manipulation instruction after reset release.

(7) CPU clock changing from internal high-speed oscillation clock (B) to 20 MHz internal high-speed oscillation clock (J)

(Sett	ing sequence of SFR registers)			<u> </u>
	Setting Flag of SFR Register	DSCCTL Register Note	Waiting for Oscillation	DSCCTL Register
Status Transition		DSCON	Stabilization	SELDSC
$(B) \to (J)$		1	Necessary (100 µs)	1
			)	

Unnecessary if the CPU is operating with the 20 MHz internal high-speed oscillation clock

Note Check that  $V_{DD} \ge 2.7 \text{ V}$  and set DSCON = 1.

## (8) CPU clock changing from high-speed system clock (C) to internal high-speed oscillation clock (B)

(Setting sequence of SFR registers)			
Setting Flag of SFR Register	CSC Register	Oscillation accuracy	CKC Register
Status Transition	HIOSTOP	stabilization time	MCM0
$(C) \rightarrow (B)$	0	10 <i>µ</i> s	0
		I	

Unnecessary if the CPU is operating with the internal highspeed oscillation clock

## Table 5-4. CPU Clock Transition and SFR Register Setting Examples (4/6)

# (9) CPU clock changing from high-speed system clock (C) to subsystem clock (D)

(Sett	ing sequence of SFR registers)				>
	Setting Flag of SFR Register	CMC Register ^{Note}	CSC Register	Waiting for	CKC Register
Status Transition		OSCSELS	XTSTOP	Oscillation Stabilization	CSS
$(C) \to (D)$		1	0	Necessary	1
				,	

(Setting sequence of SFR registers)

Unnecessary if the CPU is operating with the subsystem clock

Note The CMC register can be written only once by an 8-bit memory manipulation instruction after reset release.

## (10) CPU clock changing from subsystem clock (D) to internal high-speed oscillation clock (B)

(Setting sequence of SFR registers)			
Setting Flag of SFR Register	CSC Register	CKC F	Register
Status Transition	HIOSTOP	MCM0	CSS
$(D) \to (B)$	0	0	0
	Unnecessary if the CPU is operating with the internal high-speed oscillation clock	Unnecessary if this register is already set	

## Table 5-4. CPU Clock Transition and SFR Register Setting Examples (5/6)

## (11) CPU clock changing from subsystem clock (D) to high-speed system clock (C)

(Setting sequence of SFR registers)									
Setting Flag of SFR Register	СМ	CMC Register ^{Note 1}		OSTS Register	CSC Register	OSMC Register	OSTC Register	CKC R	egister
Status Transition	EXCLK	OSCSEL	AMPH		MSTOP	FSEL		MCM0	CSS
(D) $\rightarrow$ (C) (X1 clock: 2 MHz $\leq$ fx $\leq$ 10 MHz)	0	1	0	Note 2	0	0	Must be checked	1	0
(D) $\rightarrow$ (C) (X1 clock: 10 MHz < f _x $\leq$ 20 MHz)	0	1	1	Note 2	0	1 ^{Note 3}	Must be checked	1	0
(D) $\rightarrow$ (C) (external main clock)	1	1	0/1	Note 2	0	0/1	Must not be checked	1	0
	Unneces	Unnecessary if this register		Unnece	essary if the	e CPU is op	berating	Unnece	essary if

**Notes 1.** The CMC register can be changed only once after reset release. This setting is not necessary if it has already been set.

with the high-speed system clock

these registers

are already set

**2.** Set the oscillation stabilization time as follows.

is already set

• Desired OSTC oscillation stabilization time < Oscillation stabilization time set by OSTS

- 3. FSEL = 1 when  $f_{CLK} > 10 \text{ MHz}$ If a divided clock is selected and  $f_{CLK} \le 10 \text{ MHz}$ , use with FSEL = 0 is possible even if fx > 10 MHz.
- Caution Set the clock after the supply voltage has reached the operable voltage of the clock to be set (see CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET)).
- (12) CPU clock changing from 20 MHz internal high-speed oscillation clock (J) to internal high-speed oscillation clock (B)

(Setting sequence of SFR registers)				
Setting Flag of SFR Register	CSC Register	CKC Register	DSCCTL	Register
Status Transition	HIOSTOP	MCM0	SELDSC	DSCON
$(J) \rightarrow (B)$	0	0	0	0
	Unnecessary if the CPU is operating with the internal high-speed oscillation clock	Unnecessary if this register is already set		

Table 5-4. CPU Clock Transition and SFR Register Setting Examples (6/6)

- (13) HALT mode (E) set while CPU is operating with internal high-speed oscillation clock (B)
  - HALT mode (F) set while CPU is operating with high-speed system clock (C)
  - HALT mode (G) set while CPU is operating with subsystem clock (D)
  - HALT mode (K) set while CPU is operating with 20 MHz internal high-speed oscillation clock (J)

Status Transition	Setting
$(B) \to (E)$	Executing HALT instruction
$(C) \rightarrow (F)$	
$(D) \rightarrow (G)$	
$(J) \rightarrow (K)$	

- (14) STOP mode (H) set while CPU is operating with internal high-speed oscillation clock (B)
  - STOP mode (I) set while CPU is operating with high-speed system clock (C)

(Setting sequence)					
Status Transition		Setting			
$(B) \to (H)$	In X1 stop	Stopping peripheral	-	Executing STOP	
	In X1 oscillation	functions that cannot	Sets the OSTS	instruction	
$(C) \to (I)$		operate in STOP mode	register		

## 5.6.6 Condition before changing CPU clock and processing after changing CPU clock

Condition before changing the CPU clock and processing after changing the CPU clock are shown below.

CPU	Clock	Condition Before Change	Processing After Change
Before Change	After Change		
Internal high- speed oscillation clock	X1 clock	Stabilization of X1 oscillation • OSCSEL = 1, EXCLK = 0, MSTOP = 0 • After elapse of oscillation stabilization time	Operating current can be reduced by stopping internal high-speed oscillator (HIOSTOP = 1).
	External main system clock	Enabling input of external clock from EXCLK pin • OSCSEL = 1, EXCLK = 1, MSTOP = 0	
	Subsystem clock	Stabilization of XT1 oscillation • OSCSELS = 1, XTSTOP = 0 • After elapse of oscillation stabilization time	
	20 MHz internal high-speed oscillation clock	Stabilization of DSC oscillation with 20 MHz set by using the option byte • $V_{DD} \ge 2.7 V$ • After elapse of oscillation stabilization time (100 $\mu$ s) after setting to DSCON = 1 • SELDSC = 1	
X1 clock	Internal high- speed oscillation clock	Oscillation of internal high-speed oscillator • RSTOP = 0	X1 oscillation can be stopped (MSTOP = 1).
	External main system clock	Transition not possible (To change the clock, set it again after executing reset once.)	-
	Subsystem clock	Stabilization of XT1 oscillation • OSCSELS = 1, XTSTOP = 0 • After elapse of oscillation stabilization time	X1 oscillation can be stopped (MSTOP = 1).
	20 MHz internal high-speed oscillation clock	Transition cannot be performed unless the clock is changed to the internal high-speed oscillation clock once.	_
External main system clock	Internal high- speed oscillation clock	Oscillation of internal high-speed oscillator • RSTOP = 0	External main system clock input can be disabled (MSTOP = 1).
	X1 clock	Transition not possible (To change the clock, set it again after executing reset once.)	_
	Subsystem clock	Stabilization of XT1 oscillation • OSCSELS = 1, XTSTOP = 0 • After elapse of oscillation stabilization time	External main system clock input can be disabled (MSTOP = 1).
	20 MHz internal high-speed oscillation clock	Transition cannot be performed unless the clock is changed to the internal high-speed oscillation clock once.	_

# Table 5-5. Changing CPU Clock (1/2)

CPU Clock		Condition Before Change	Processing After Change
Before Change	After Change		
Subsystem clock	Internal high- speed oscillation clock	Oscillation of internal high-speed oscillator and selection of internal high-speed oscillation clock as main system clock • HIOSTOP = 0, MCS = 0	XT1 oscillation can be stopped (XTSTOP = 1)
	X1 clock	<ul> <li>Stabilization of X1 oscillation and selection of high-speed system clock as main system clock</li> <li>OSCSEL = 1, EXCLK = 0, MSTOP = 0</li> <li>After elapse of oscillation stabilization time</li> <li>MCS = 1</li> </ul>	
	External main system clock	Enabling input of external clock from EXCLK pin and selection of high-speed system clock as main system clock • OSCSEL = 1, EXCLK = 1, MSTOP = 0 • MCS = 1	
	20 MHz internal high-speed oscillation clock	Transition cannot be performed unless the clock is changed to the internal high-speed oscillation clock once.	_
20 MHz internal high-speed oscillation clock	Internal high- speed oscillation clock	Oscillation of internal high-speed oscillator and selection of internal high-speed oscillation clock as main system clock • HIOSTOP = 0, MCS = 0 • SELDSC = 0	20 MHz internal high-speed oscillation clock can be stopped (DSCON = 0)
	X1 clock	Transition cannot be performed unless the clock is changed to the internal high-speed oscillation clock once.	_
	External main system clock	Transition cannot be performed unless the clock is changed to the internal high-speed oscillation clock once.	_
	Subsystem clock	Transition cannot be performed unless the clock is changed to the internal high-speed oscillation clock once.	_

Table 5-5.	Changing	CPU	Clock (2/2)
------------	----------	-----	-------------

### 5.6.7 Time required for switchover of CPU clock and main system clock

By setting bits 0 to 2, 4, and 6 (MDIV0 to MDIV2, MCM0, CSS) of the system clock control register (CKC), the CPU clock can be switched (between the main system clock and the subsystem clock), main system clock can be switched (between the internal high-speed oscillation clock and the high-speed system clock), and the division ratio of the main system clock can be changed.

The actual switchover operation is not performed immediately after rewriting to CKC; operation continues on the pre-switchover clock for several clocks (see Table 5-6 to Table 5-9).

Whether the CPU is operating on the main system clock or the subsystem clock can be ascertained using bit 7 (CLS) of CKC. Whether the main system clock is operating on the high-speed system clock or internal high-speed oscillation clock can be ascertained using bit 5 (MCS) of CKC.

When the CPU clock is switched, the peripheral hardware clock is also switched.

Table 5-6.	Maximum	Time Requir	ed for Main	System Cloo	k Switchover

Clock A	Switching directions	Clock B	Remark
fmain	←→	fmain	See Table 5-7
	(changing the division ratio)		
fін	$\longleftrightarrow$	fмx	See Table 5-8
fmain	← →	fsuв	See Table 5-9

Table 5-7. Maximum Number of Clocks Required for fMAIN ↔ fMAIN (Changing the Division Ratio)

Set Value Before Switchover	Set Value After Switchover		
	Clock A	Clock B	
Clock A		1 + fa/fB clock	
Clock B	1 + fB/fA clock		

Table 5-8. Maximum Number of Clocks Required for  $f_{H} \leftrightarrow f_{MX}$ 

Set Value Before Switchover Set Value After		er Switchover	
MCM0		МСМО	
0		0	1
		$(f_{MAIN} = f_{IH})$	$(f_{MAIN} = f_{MX})$
0	fмx>fін		1 + fмx/fін clock
(fmain = fih)	fмx <fін< td=""><td></td><td>2fін/fмx clock</td></fін<>		2fін/fмx clock
1 бмх>бін		2fмx/fiн clock	
(fmain = fmx)	fмx <fін< td=""><td>1 + fмx/fiн clock</td><td></td></fін<>	1 + fмx/fiн clock	

(Remarks 1 and 2 are listed on the next page.)

Set Value Before Switchover		Set Value After Switchover		
CSS		CSS		
		0	1	
		$(f_{CLK} = f_{MAIN})$	(fclk = fsub)	
0	fmain <fsub< td=""><td></td><td>2 + fmain/fsub clock</td></fsub<>		2 + fmain/fsub clock	
$(f_{CLK} = f_{MAIN})$	fmain>fsub		1 + 2fмаin/fsub clock	
1 fmain <fsub< td=""><td>1 + 2fsub/fmain clock</td><td></td></fsub<>		1 + 2fsub/fmain clock		
(fclк = fsuв)	fmain>fsub	2 + fsub/fmain clock		

Table 5-9. Maximum Number of Clocks Required for fMAIN ↔ fsuB

# Remarks 1. The number of clocks listed in Table 5-7 to Table 5-9 is the number of CPU clocks before switchover.2. Calculate the number of clocks in Table 5-7 to Table 5-9 by removing the decimal portion.

**Example** When switching the main system clock from the internal high-speed oscillation clock to the high-speed system clock (@ oscillation with  $f_{IH} = 8 \text{ MHz}$ ,  $f_{MX} = 10 \text{ MHz}$ )  $1 + f_{IH}/f_{MX} = 1 + 8/10 = 1 + 0.8 = 1.8 \rightarrow 2 \text{ clocks}$ 

#### 5.6.8 Conditions before clock oscillation is stopped

The following lists the register flag settings for stopping the clock oscillation (disabling external clock input) and conditions before the clock oscillation is stopped.

Clock	Conditions Before Clock Oscillation Is Stopped (External Clock Input Disabled)	Flag Settings of SFR Register
Internal high-speed oscillation clock	MCS = 1 or CLS = 1 (The CPU is operating on a clock other than the internal high-speed oscillation clock.)	HIOSTOP = 1
X1 clock External main system clock	MCS = 0 or CLS = 1 (The CPU is operating on a clock other than the high-speed system clock.)	MSTOP = 1
Subsystem clock	CLS = 0 (The CPU is operating on a clock other than the subsystem clock.)	XTSTOP = 1
20 MHz internal high-speed oscillation clock	SELDSC = 0 (The main system clock is operating on a clock other than the 20 MHz internal high-speed oscillation clock.)	DSCON = 0

#### Table 5-10. Conditions Before the Clock Oscillation Is Stopped and Flag Settings

## CHAPTER 6 TIMER ARRAY UNIT TAUS

Timer array unit TAUS has eight 16-bit timers per unit. Each 16-bit timer is called a channel and can be used as an independent timer. In addition, two or more "channels" can be used to create a high-accuracy timer.

Single-operation Function	Combination-operation Function
<ul> <li>Interval timer</li> <li>Square wave output</li> <li>External event counter</li> <li>Divider function (channel 0 of 78K0R/KD3-L and 78K0R/KE3-L only)</li> <li>Input pulse interval measurement</li> <li>Measurement of high-/low-level width of input signal</li> </ul>	<ul> <li>PWM output</li> <li>One-shot pulse output</li> <li>Multiple PWM output</li> </ul>

Channel 7 can be used to realize LIN-bus reception processing in combination with UART0 of the serial array unit.

The presence or absence of timer I/O pins in each timer array unit channel depends on the product.

Timer array unit channels	I/O Pins of Each Product			
	KC3-L (44-pin)	KC3-L (48-pin)	KD3-L	KE3-L
Channel 0	– – P00/TI00, P01/			P01/TO00
Channel 1	_	-	_	-
Channel 2	P10/TI02/TO02			
Channel 3	P11/TI03/TO03			
Channel 4	P12/TI04/TO04			
Channel 5	P13/TI05/TO05			
Channel 6	P50/TI06/TO06 P14/TI06/TO06			P14/TI06/TO06
Channel 7	P51/TI07/TO07 F			P15/TI07/TO07

**Remark** The P52/SLTI/SLTO pin can be assigned to the timer I/Os of channels 0 and 1 by setting the input switch control register (ISC). See "• Timer I/O pin configuration" in **6.2 Configuration of Timer Array Unit TAUS**.

# 6.1 Functions of Timer Array Unit TAUS

Timer array unit TAUS has the following functions.

## 6.1.1 Functions of each channel when it operates independently

Single-operation functions are those functions that can be used for any channel regardless of the operation mode of the other channel (for details, refer to **6.6.1 Overview of single-operation function and combination-operation function**).

## (1) Interval timer

Each timer of a unit can be used as a reference timer that generates an interrupt (INTTMOn) at fixed intervals.

## (2) Square wave output

A toggle operation is performed each time INTTM0n is generated and a square wave with a duty factor of 50% is output from a timer output pin (TO0n, SLTO).

## (3) External event counter

Each timer of a unit can be used as an event counter that generates an interrupt when the number of the valid edges of a signal input to the timer input pin (TI0n, SLTI) has reached a specific value.

## (4) Divider function (channel 0 only) Note

A clock input from a timer input pin (TI00) is divided and output from an output pin (TO00).

## (5) Input pulse interval measurement

Counting is started by the valid edge of a pulse signal input to a timer input pin (TI0n, SLTI). The count value of the timer is captured at the valid edge of the next pulse. In this way, the interval of the input pulse can be measured.

# (6) Measurement of high-/low-level width of input signal

Counting is started by a single edge of the signal input to the timer input pin (TI0n, SLTI), and the count value is captured at the other edge. In this way, the high-level or low-level width of the input signal can be measured.

Note 78K0R/KD3-L and 78K0R/KE3-L only

**Remark** n: Channel number (n = 0 to 7)

#### 6.1.2 Functions of each channel when it operates with another channel

Combination-operation functions are those functions that are attained by using the master channel (mostly the reference timer that controls cycles) and the slave channels (timers that operate following the master channel) in combination (for details, refer to **6.6.1 Overview of single-operation function and combination-operation function**).

#### (1) PWM (Pulse Width Modulation) output

Two channels are used as a set to generate a pulse with a specified period and a specified duty factor.

#### (2) One-shot pulse output

Two channels are used as a set to generate a one-shot pulse with a specified delay time and a specified pulse width.

#### (3) Multiple PWM (Pulse Width Modulation) output

By extending the PWM function and using one master channel and two or more slave channels, up to seven types of PWM signals that have a specific period and a specified duty factor can be generated.

#### 6.1.3 LIN-bus supporting function (channel 7 only)

#### (1) Detection of wakeup signal

The timer starts counting at the falling edge of a signal input to the serial data input pin (RxD0) of UART0 and the count value of the timer is captured at the rising edge. In this way, a low-level width can be measured. If the low-level width is greater than a specific value, it is recognized as a wakeup signal.

#### (2) Detection of sync break field

The timer starts counting at the falling edge of a signal input to the serial data input pin (RxD0) of UART0 after a wakeup signal is detected, and the count value of the timer is captured at the rising edge. In this way, a lowlevel width is measured. If the low-level width is greater than a specific value, it is recognized as a sync break field.

#### (3) Measurement of pulse width of sync field

After a sync break field is detected, the low-level width and high-level width of the signal input to the serial data input pin (RxD0) of UART0 are measured. From the bit interval of the sync field measured in this way, a baud rate is calculated.

# 6.2 Configuration of Timer Array Unit TAUS

Timer array unit TAUS includes the following hardware.

Item	Configuration							
Timer/counter	Timer counter register 0n (TCR0n)							
Register	Timer data register 0n (TDR0n)							
Timer input	TI00 to TI07, SLTI pins, RxD0 pin (for LIN-bus)							
Timer output	ut TO00 to TO07, SLTO pins, output controller							
Control registers	<registers block="" of="" setting="" unit=""> • Peripheral enable register 2 (PER2) • Timer clock select register 0 (TPS0) • Timer channel enable status register 0 (TE0) • Timer channel start register 0 (TS0) • Timer channel stop register 0 (TT0) • Timer input select register 0 (TIS0) • Timer output enable register 0 (TOE0) • Timer output register 0 (TO0) • Timer output level register 0 (TOL0) • Timer output mode register 0 (TOM0)</registers>							
	<registers channel="" each="" of=""> <ul> <li>Timer mode register 0n (TMR0n)</li> <li>Timer status register 0n (TSR0n)</li> <li>Input switch control register (ISC)</li> <li>Noise filter enable registers 1, 2 (NFEN1, NFEN2)</li> <li>Port mode registers 0, 1, 5 (PM0, PM1, PM5)</li> <li>Port registers 0, 1, 5 (P0, P1, P5)</li> </ul></registers>							

**Remark** n: Channel number (n = 0 to 7)

• Timer I/O pin configuration

Channel 1

The P52/SLTI/SLTO pin can be assigned to the timer I/Os of channels 0 and 1 by setting the input switch control register (ISC). (For details of the input switch control register (ISC), see **6.3 (13) Input switch control register (ISC)**.)

The following I/O pins can be selected for channels 0 and 1.

P52/SLTI/SLTO pin

Channel for Which I/O	Input Pin	Output Pin
Pin Can Be Selected		
Channel 0	• P00/TI00 pin Note	• P01/TO00 pin ^{Note}
	P52/SI TI/SI TO pin	P52/SI TI/SI TO pin

Table 6-2. I/O Pins That Can Be Selected for Channels 0 and 1

Note 78K0R/KD3-L and 78K0R/KE3-L only. Only the P52/SLTI/SLTO pin can be assigned to channels 0 and 1 in the 78K0R/KC3-L.

P52/SLTI/SLTO pin

# Caution Hereinafter, timer I/O pins are described as TIn and TOn (n = xx), which also includes the selection of the SLTI and SLTO pins.

- **Remarks 1.** When timer input and timer output are shared by the same pin, either only timer input or only timer output can be used.
  - 2. Only one of the above-mentioned channels can be assigned as the timer I/O pin for the P52/SLTI/SLTO pin.
  - **3.** The SLTI and SLTO pins cannot be selected as timer I/Os for channels other than those mentioned above (channels 2 to 7).

Figure 6-1 shows the block diagram.

#### Timer channel enable status register 0 (TE0) TE07 TE06 TE05 TE04 TE03 TE02 TE01 TE00 Timer channel start register 0 (TS0) Timer clock select register 0 (TPS0) TS07 TS06 TS05 TS04 TS03 TS02 **TS01** TS00 Peripheral enable register 2 (PER2) RS013 PRS012 PRS011 PRS010 PRS003 PRS002 PRS001 PRS000 Timer channel stop register 0 (TT0) TT07 TT06 TT05 TT04 TT03 TT02 TT01 TT00 4 4 Timer input select register 0 (TIS0) TIS07 TIS06 TIS05 TIS04 TIS03 TIS02 TIS01 TIS00 Noise filter enable register 1 (NFEN1) fclk Prescaler TNFENTNFENTNFENTNFENTNFEN070605040302 0 TNFEN 00^{No} Noise filter fclк/2⁰ to fclк/2¹⁵ fclk/2º to fclk/2 Input switch control 0 0 0 TNFEN 0 0 0 0 enable register 2 (NFEN2) register (ISC) SL Timer output Selector Selector ISC2 enable register 0 (TOE0) TOE07 TOE06 TOE05 TOE04 TOE03 TOE02 TOE01 TOE00 Timer output register 0 (TO0) T007 T006 T005 T004 T003 T002 T001 то00 Timer output mode register 0 (TOM0) ТОМ07 ТОМ06 ТОМ05 ТОМ04 ТОМ03 ТОМ02 ТОМ01 ТОМ00 Timer output level register 0 (TOL0) TOL07 TOL06 TOL05 TOL04 TOL03 TOL02 TOL01 TOL00 ►⊚ TO00^{Note} Slave/master ► INTTM00 TI00^{Note} ⊚ controller ISC2 of ISC Channel 0 registe Trigger signal to slave channel Clock signal to slave channel Interrupt signal to slave channel CK00 erating selection Selector Count clock selection Timer controller Output мск TCI K -@ CK01 controlle F € SLTO -Oper clock sr (Timer output pin) Output latch (P52) Mode PM52 fxт/4 selection Interrupt controller Å INTTM01 L Selector Selector Edge detection (Timer Trigger selection interrupt) ⊚-SLTI (Timer input pin) Timer counter register 01 (TCR01) Timer status TIS01 ĥ register 01 (TSR01) lſŗ OVF Timer data register 01 (TDR01) 01 Slave/master controller MAS TER01 CKS01 CCS01 STS012STS011 STS010CIS011CIS010 MD013 MD012 MD011 MD010 Channel 1 Timer mode register 01 (TMR01) -⊚ TO02 T102 © INTTM02 Channel 2 ►◎ TO03 TI03 @ INTTM03 Channel 3 ►© TO04 TI04 © INTTM04 Channel 4 ►© TO05 TI05 © INTTM05 Channel 5 ►◎ TO06 TI06 @ INTTM06 Channel 6 ISC1 ►◎ TO07 TI07 © INTTM07 Selector RxD0 © (Serial input pin) Channel 7 (LIN-bus supported)

#### Figure 6-1. Block Diagram of Timer Array Unit

Note 78K0R/KD3-L and 78K0R/KE3-L only

# (1) Timer/counter register 0n (TCR0n)

TCR0n is a 16-bit read-only register and is used to count clocks.

The value of this counter is incremented or decremented in synchronization with the rising edge of a count clock.

Whether the counter is incremented or decremented depends on the operation mode that is selected by the MD0n3 to MD0n0 bits of TMR0n.

# Figure 6-2. Format of Timer/Counter Register 0n (TCR0n)

Address: F0180H, F0181H (TCR00) to F018EH, F018FH (TCR07) After reset: FFFFH R F0181H (TCR00) F0180H (TCR00) 15 14 7 13 12 11 10 9 8 6 5 4 З 2 1 0 TCR0n (n = 0 to 7)

The count value can be read by reading TCR0n.

The count value is set to FFFFH in the following cases.

- When the reset signal is generated
- When the TAU0EN bit of peripheral enable register 2 (PER2) is cleared
- When counting of the slave channel has been completed in the PWM output mode
- When counting of the master/slave channel has been completed in the one-shot pulse output mode
- When counting of the slave channel has been completed in the multiple PWM output mode

The count value is cleared to 0000H in the following cases.

- When the start trigger is input in the capture mode
- When capturing has been completed in the capture mode

Caution The count value is not captured to TDR0n even when TCR0n is read.

The TCR0n register read value differs as follows according to operation mode changes and the operating status.

Operation Mode	Count Mode	TCR0n Register Read Value ^{Note}									
		Operation mode change after reset	Operation mode change after count operation paused (TT0n = 1)	Operation restart after count operation paused (TT0n = 1)	During start trigger wait status after one count						
Interval timer mode	Count down	FFFFH	Undefined	Stop value	-						
Capture mode	Count up	0000H	Undefined	Stop value	-						
Event counter mode	Count down	FFFFH	Undefined	Stop value	-						
One-count mode	Count down	FFFFH	Undefined	Stop value	FFFFH						
Capture & one- count mode	Count up	0000H	Undefined	Stop value	Capture value of TDR0n register + 1						

Table 6-3. TCR0n Register Read Value in Various Operation Modes

**Note** The read values of the TCR0n register when TS0n has been set to "1" while TE0n = 0 are shown. The read value is held in the TCR0n register until the count operation starts.

# (2) Timer data register 0n (TDR0n)

This is a 16-bit register from which a capture function and a compare function can be selected. The capture or compare function can be switched by selecting an operation mode by using the MD0n3 to MD0n0 bits of TMR0n.

The value of TDR0n can be changed at any time.

This register can be read or written in 16-bit units.

Reset signal generation clears this register to 0000H.

### Figure 6-3. Format of Timer Data Register 0n (TDR0n)

	Address: FFF18H, FFF19H (TDR00), FFF1AH, FFF1BH (TDR01), After reset: 0000H R/W FFF64H, FFF65H (TDR02) to FFF6EH, FFF6FH (TDR07)															
	641	1, FFF6	55H (11	JR02) t	0 +++6	SEH, F	FF6FH	(IDR0	)7)							
			F	FF18H	(TDR0	0)										
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TDR0n																
(n - 0 + 0.7)	`															

(n = 0 to 7)

# (i) When TDR0n is used as compare register

Counting down is started from the value set to TDR0n. When the count value reaches 0000H, an interrupt signal (INTTM0n) is generated. TDR0n holds its value until it is rewritten.

# Caution TDR0n does not perform a capture operation even if a capture trigger is input, when it is set to the compare function.

#### (ii) When TDR0n is used as capture register

The count value of TCR0n is captured to TDR0n when the capture trigger is input. A valid edge of the TI0n pin can be selected as the capture trigger. This selection is made by TMR0n.

# 6.3 Registers Controlling Timer Array Unit

Timer array unit is controlled by the following registers.

- Peripheral enable register 2 (PER2)
- Timer clock select register 0 (TPS0)
- Timer mode register 0n (TMR0n)
- Timer status register 0n (TSR0n)
- Timer channel enable status register 0 (TE0)
- Timer channel start register 0 (TS0)
- Timer channel stop register 0 (TT0)
- Timer input select register 0 (TIS0)
- Timer output enable register 0 (TOE0)
- Timer output register 0 (TO0)
- Timer output level register 0 (TOL0)
- Timer output mode register 0 (TOM0)
- Input switch control register (ISC)
- Noise filter enable registers 1, 2 (NFEN1, NFEN2)
- Port mode registers 0, 1, 5 (PM0, PM1, PM5)
- Port registers 0, 1, 5 (P0, P1, P5)

# (1) Peripheral enable register 2 (PER2)

PER2 is used to enable or disable use of each peripheral hardware macro. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise. When timer array unit TAUS is used, be sure to set bit 0 (TAU0EN) of this register to 1. PER2 can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

- Cautions 1. When setting timer array unit TAUS, be sure to set TAU0EN to 1 first. If TAU0EN = 0, writing to a control register of timer array unit TAUS is ignored, and all read values are default values.
  - 2. Be sure to clear bit 1 to 7 of the PER2 register to 0.

# Figure 6-4. Format of Peripheral Enable Register 2 (PER2)

Address: F00F2H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	<0>
PER2	0	0	0	0	0	0	0	TAU0EN

TAU0EN	Control of timer array unit input clock supply
0	<ul><li>Stops supply of input clock.</li><li>SFR used by timer array unit TAUS cannot be written.</li><li>Timer array unit TAUS is in the reset status.</li></ul>
1	Supplies input clock. <ul> <li>SFR used by timer array unit TAUS can be read/written.</li> </ul>

#### (2) Timer clock select register 0 (TPS0)

Address: F01B6H, F01B7H After reset: 0000H

TPS0 is a 16-bit register that is used to select two types of operation clocks (CK00, CK01) that are commonly supplied to each channel. CK01 is selected by bits 7 to 4 of TPS0, and CK00 is selected by bits 3 to 0. Rewriting of TPS0 during timer operation is possible only in the following cases.

Rewriting of PRS000 to PRS003 bits: Possible only when all the channels set to CKS0n = 0 are in the operation stopped state (TE0n = 0) Rewriting of PRS010 to PRS013 bits: Possible only when all the channels set to CKS0n = 1 are in the operation stopped state (TE0n = 0)

TPS0 can be set by a 16-bit memory manipulation instruction. Reset signal generation clears this register to 0000H.

#### Figure 6-5. Format of Timer Clock Select Register 0 (TPS0)

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
TPS0	0	0	0	0	0	0	0	0	PRS						
									013	012	011	010	003	002	001

R/W

PRS	PRS	PRS	PRS		Selection of operation clock (CK0m) Note									
0m3	0m2	0m1	0m0		fclk = 2 MHz	fclk = 5 MHz	fclk = 10 MHz	fclк = 20 MHz						
0	0	0	0	fclĸ	2 MHz	5 MHz	10 MHz	20 MHz						
0	0	0	1	fclk/2	1 MHz	2.5 MHz	5 MHz	10 MHz						
0	0	1	0	fclk/2 ²	500 kHz	1.25 MHz	2.5 MHz	5 MHz						
0	0	1	1	fclk/2 ³	250 kHz	625 kHz	1.25 MHz	2.5 MHz						
0	1	0	0	fc∟ĸ/2⁴	125 kHz	312.5 kHz	625 kHz	1.25 MHz						
0	1	0	1	fc∟ĸ/2⁵	62.5 kHz	156.2 kHz	312.5 kHz	625 kHz						
0	1	1	0	fclk/26	31.25 kHz	78.1 kHz	156.2 kHz	312.5 kHz						
0	1	1	1	fclk/2 ⁷	15.62 kHz	39.1 kHz	78.1 kHz	156.2 kHz						
1	0	0	0	fclk/2 ⁸	7.81 kHz	19.5 kHz	39.1 kHz	78.1 kHz						
1	0	0	1	fclk/2 ⁹	3.91 kHz	9.76 kHz	19.5 kHz	39.1 kHz						
1	0	1	0	fclk/2 ¹⁰	1.95 kHz	4.88 kHz	9.76 kHz	19.5 kHz						
1	0	1	1	fclк/2 ¹¹	976 Hz	2.44 kHz	4.88 kHz	9.76 kHz						
1	1	0	0	fclk/2 ¹²	488 Hz	1.22 kHz	2.44 kHz	4.88 kHz						
1	1	0	1	fclk/2 ¹³	244 Hz	610 Hz	1.22 kHz	2.44 kHz						
1	1	1	0	fclk/2 ¹⁴	122 Hz	305 Hz	610 Hz	1.22 kHz						
1	1	1	1	fclk/2 ¹⁵	61 Hz	153 Hz	305 Hz	610 Hz						

Note When changing the clock selected for  $f_{CLK}$  (by changing the system clock control register (CKC) value), stop timer array unit TAUS (TT0 = 00FFH).

Caution Be sure to clear bits 15 to 8 to "0".

Remarks 1. fcLK: CPU/peripheral hardware clock frequency

**2.** m = 0, 1 n = 0 to 7

0

PRS 000

#### (3) Timer mode register 0n (TMR0n)

TMR0n sets an operation mode of channel n. It is used to select an operation clock (MCK), a count clock, whether the timer operates as the master or a slave, a start trigger and a capture trigger, the valid edge of the timer input, and an operation mode (interval, capture, event counter, one-count, or capture & one-count).

Rewriting TMR0n is prohibited when the register is in operation (when TE0 = 1). However, bits 7 and 6 (CIS0n1, CIS0n0) can be rewritten even while the register is operating with some functions (when TE0 = 1) (for details, see 6.7 Operation of Timer Array Unit TAUS as Independent Channel and 6.8 Operation of Plural Channels of Timer Array Unit TAUS).

TMR0n can be set by a 16-bit memory manipulation instruction. Reset signal generation clears this register to 0000H.

### Figure 6-6. Format of Timer Mode Register 0n (TMR0n) (1/3)

Address: F0190H, F0191H (TMR00) to F019EH, F019FH (TMR07) After reset: 0000H R/W

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMR0n	CKS	0	0	CCS	MAST	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
	0n			0n	ER0n	0n2	0n1	0n0	0n1	0n0			0n3	0n2	0n1	0n0

CKS 0n	Selection of operation clock (MCK) of channel n								
0	Operation clock CK00 set by TPS0 register								
1	Operation clock CK01 set by TPS0 register								
	Operation clock MCK is used by the edge detector. A count clock (TCLK) and a sampling clock are generated depending on the setting of the CCS0n bit.								

CCS 0n	Selection of count clock (TCLK) of channel n							
0	Operation clock MCK specified by CKS0n bit							
1	Valid edge of input signal input from TI0n pin							
Count	Count clock TCLK is used for the timer/counter, output controller, and interrupt controller.							

MAS TER 0n	Selection of operation in single-operation function or as slave channel in combination-operation function /operation as master channel in combination-operation function of channel n							
0	Operates in single-operation function or as slave channel in combination-operation function.							
1	Operates as master channel in combination-operation function.							
Be su	e even channel can be set as a master channel (MASTER0n = 1). e to use the odd channel as a slave channel (MASTER0n = 0). MASTER0n to 0 for a channel that is used with the single-operation function.							

# Caution Be sure to clear bits 14, 13, 5, and 4 to "0".

# Figure 6-6. Format of Timer Mode Register 0n (TMR0n) (2/3)

Address: F0190H, F0191H (TMR00) to F019EH, F019FH (TMR07) After reset: 0000H R/W

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMR0n	CKS	0	0	CCS	MAST	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
	0n			0n	n ER0n 0n2 0n1 0n0 0n1 0n0 0n3 0n2 0n1 0										0n0	
	STS	STS	STS			:	Setting	of start	trigger	or captu	ire trigg	er of ch	annel n			
	0n2	0n1	0n0													
	0	0	0	Only s	oftware	trigger	start is	valid (o	ther trig	ger sou	irces ar	e unsel	ected).			
	0	0	1	Valid e	edge of	TI0n pi	n input i	s used	as both	the sta	rt trigge	er and c	apture t	rigger.		
	0	1	0	Both th	ne edge	es of TIC	)n pin ir	put are	used a	s a star	t triggei	r and a	capture	trigger.		
	1	0	0	Interru	pt signa	al of the	master	channe	el is use	ed (whe	n the ch	nannel i	s used	as a sla	ve chai	nnel
				with th	e comb	ination	operati	on func	tion).							
	Othe	r than a	bove	Setting	g prohib	ited										
	CIS	CIS					Sele	ection o	f Tl0n p	in input	valid e	dge				
	0n1	0n0														
	0	0	Falling	g edge												
	0	1	Rising	edge	dge											
	1	0	Both e	edges (v	ges (when low-level width is measured)											
			Start t	rigger: F	gger: Falling edge, Capture trigger: Rising edge											
	1	1	Both e	edges (v	s (when high-level width is measured)											
			Start t	rigger: F	Rising e	dge, Ca	apture t	rigger: F	alling e	edge						

If both the edges are specified when the value of the STS0n2 to STS0n0 bits is other than 010B, set the CIS0n1 to CIS0n0 bits to 10B.

			,	,		(	,										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
CKS	0	0	CCS	MAST	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD		
0n			0n	ER0n	0n2	0n1	0n0	0n1	0n0			0n3	0n2	0n1	0n0		
MD	MD	MD	MD	Ope	ration r	node of	channe	el n	Cour	nt opera	tion of	TCR	Indepe	ndent op	eration		
0n3	0n2	0n1	0n0														
0	0	0	1/0	Interva	ıl timer	mode			Counti	ng dowr	ı		Possib	Possible			
0	1	0	1/0	Captur	e mode	e			Counti	ng up			Possible				
0	1	1	0	Event	counter	r mode			Counti	ng dowr	า		Possik	ole			
1	0	0	1/0	One-co	ount mo	ode			Counti	ng dowr	ו		Impos	sible			
1	1	0	0	Captur	re & on	e-count	mode		Counti	ng up			Possik	ole			
0	ther that	an abov	е	Setting	etting prohibited												
The op	peration	of MD	0n0 bits	varies	depend	ling on e	each op	eration	mode (	see tab	le belov	w).					
	15 CKS 0n 0n3 0 0 0 1 1 1 C	15     14       CKS     0       0n     MD       0n3     0n2       0     0       0     1       0     1       1     0       1     1	15     14     13       CKS     0     0       On     0     0       MD     MD     MD       0n3     0n2     0n1       0     0     0       0     1     0       0     1     1       1     0     0       1     1     0	15     14     13     12       CKS 0n     0     0     CCS 0n       MD     MD     MD       MD     0n2     0n1     0n0       0     0     0     1/0       0     1     0     1/0       0     1     0     1/0       1     0     0     1/0       1     0     0     1/0	15         14         13         12         11           CKS         0         0         CCS         MAST           On         0         CCS         MAST           On         0         CCS         MAST           MD         MD         MD         OP           00         0         001         000           0         0         0         1/0         Interval           0         1         0         1/0         Capture           0         1         1         0         Event           1         0         0         Capture           1         1         0         Setting	15       14       13       12       11       10         CKS       0       0       CCS       MAST       STS         0n       0       0n       ER0n       0n2         MD       MD       MD       MD       OPeration r         0n3       0n2       0n1       0n0       OPeration r         0       0       0       1/0       Interval timer         0       1       0       1/0       Capture model         0       1       0       One-count model         1       0       0       Capture & one         1       1       0       O       Capture & one	15       14       13       12       11       10       9         CKS       0       0       CCS       MAST       STS       STS         0n       0       0       CCS       MAST       STS       STS         0n       0       0       0       ER0n       0n2       0n1         MD       MD       MD       MD       OPeration mode of         00       0       0       1/0       Interval timer mode         0       0       0       1/0       Capture mode         0       1       1       0       Event counter mode         1       0       0       Capture & one-count         1       1       0       Setting prohibited	CKS 0n         0         CCS 0n         MAST ER0n         STS 0n2         STS 0n1         STS 0n0           MD         MD         MD         MD         Operation         0n2         0n1         0n0           MD         MD         MD         MD         Operation         mode of channe           01         0         0         1/0         Interval timer mode         of channe           0         0         0         1/0         Interval timer mode         of channe           0         1         0         1/0         Capture mode         of channe           0         1         0         1/0         Capture mode         of channe           1         0         0         1/0         Capture mode         of channe           1         1         0         0         Capture transfer         of channe           1         1         0         0         Capture transfer         of channe           1         1         0         0         Capture & one-count mode	15       14       13       12       11       10       9       8       7         CKS       0       0       CCS       MAST       STS       STS       STS       CIS         On       0       0       CCS       MAST       STS       STS       STS       CIS         MD       MD       MD       MD       On       Operation       0n02       0n1       0n0       0n1         0       0       0       1/0       Interval       Immediational content in the second c	15       14       13       12       11       10       9       8       7       6         CKS       0       0       CCS       MAST       STS       STS       STS       CIS       CIS       00         0n       0       0       CCS       MAST       STS       STS       STS       CIS       CIS       000         MD       MD       MD       MD       Operation       002       001       000       001       000         0       0       0       1/0       Interval timer mode       Image: Counting the counter mode       Counting the counter mod	15       14       13       12       11       10       9       8       7       6       5         CKS       0       0       CCS       MAST       STS       STS       STS       CIS       CIS       0       0         On       On       EROn       0n2       0n1       0n0       0n1       0n0       0       0         MD       MD       MD       MD       Operation       Operation       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0	15       14       13       12       11       10       9       8       7       6       5       4         CKS       0       0       CCS       MAST       STS       STS       STS       CIS       CIS       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0	15       14       13       12       11       10       9       8       7       6       5       4       3         CKS       0       0       CCS       MAST       STS       STS       STS       CIS       CIS       0       0       MD       MD       0n3       0n1       0n0       0n1       0n0       0       0       MD       0n3       0       0       MD       0n3       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0	15       14       13       12       11       10       9       8       7       6       5       4       3       2         CKS       0       0       CCS       MAST       STS       STS       STS       CIS       CIS       0       0       MD       MD       MD       0n3       0n2       0n1       0n0       0n1       0n0       0       0       MD       MD       0n3       0n2         MD       MD       MD       MD       OD       OPeration mode of channel n       Count operation of TCR       Indepe         0       0       0       1/0       Interval timer mode       Econing down       Possit       Possit         0       1       0       1/0       Capture mode       Counting down       Possit       Possit         1       0       0       1/0       One-count mode       Econing down       Econing down       Possit         1       1       0       0       Capture & one-count mode       Counting up       Econing up       Possit         1       1       0       0       Capture & one-count mode       Counting up       Econing up       Possit         1       1       0 </td <td>15       14       13       12       11       10       9       8       7       6       5       4       3       2       1         CKS       0       0       CCS       MAST       STS       STS       STS       CIS       0.0       0       MD       MD       MD       MD       MD       0n2       0n1       0n0       0n1       0n0       0       0       0       MD       MD       MD       0n2       0n1       0n0       0n1       0n0       0       0       0       MD       MD       MD       0n2       0n1         MD       MD       MD       MD       MD       Operation       mode of channel n       Count operation of TCR       Independent op         0n3       0n2       0n1       0n0       0       Interval timer mode       Counting down       Possible       Possible         0       1       0       1/0       Interval timer mode       Counting down       Possible       Possible         0       1       0       1/0       Event counter mode       Counting down       Possible       Impossible         1       1       0       0       Capture &amp; one-count mode       Counting up</td>	15       14       13       12       11       10       9       8       7       6       5       4       3       2       1         CKS       0       0       CCS       MAST       STS       STS       STS       CIS       0.0       0       MD       MD       MD       MD       MD       0n2       0n1       0n0       0n1       0n0       0       0       0       MD       MD       MD       0n2       0n1       0n0       0n1       0n0       0       0       0       MD       MD       MD       0n2       0n1         MD       MD       MD       MD       MD       Operation       mode of channel n       Count operation of TCR       Independent op         0n3       0n2       0n1       0n0       0       Interval timer mode       Counting down       Possible       Possible         0       1       0       1/0       Interval timer mode       Counting down       Possible       Possible         0       1       0       1/0       Event counter mode       Counting down       Possible       Impossible         1       1       0       0       Capture & one-count mode       Counting up		

# Figure 6-6. Format of Timer Mode Register 0n (TMR0n) (3/3)

Operation mode (Value set by the MD0n3 to MD0n1 bits (see table above))	MD 0n0	Setting of starting counting and interrupt
<ul> <li>Interval timer mode</li> <li>(0, 0, 0)</li> </ul>	0	Timer interrupt is not generated when counting is started (timer output does not change, either).
• Capture mode (0, 1, 0)	1	Timer interrupt is generated when counting is started (timer output also changes).
• Event counter mode (0, 1, 1)	0	Timer interrupt is not generated when counting is started (timer output does not change, either).
<ul> <li>One-count mode Note 1         <ul> <li>(1, 0, 0)</li> </ul> </li> </ul>	0	Start trigger is invalid during counting operation. At that time, interrupt is not generated, either.
	1	Start trigger is valid during counting operation ^{№™ 2} . At that time, interrupt is also generated.
Capture & one-count mode     (1, 1, 0)	0	Timer interrupt is not generated when counting is started (timer output does not change, either). Start trigger is invalid during counting operation. At that time interrupt is not generated, either.
Other than above		Setting prohibited

Address: F0190H, F0191H (TMR00) to F019EH, F019FH (TMR07) After reset: 0000H R/W

- **Notes 1.** In one-count mode, interrupt output (INTTM0n) when starting a count operation and TOn output are not controlled.
  - **2.** If the start trigger (TS0n = 1) is issued during operation, the counter is cleared, an interrupt is generated, and recounting is started.

#### (4) Timer status register 0n (TSR0n)

TSR0n indicates the overflow status of the counter of channel n.

TSR0n is valid only in the capture mode (MD0n3 to MD0n1 = 010B) and capture & one-count mode (MD0n3 to MD0n1 = 110B). It will not be set in any other mode. See Table 6-4 for the operation of the OVF bit in each operation mode and set/clear conditions.

TSR0n can be read by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

#### Figure 6-7. Format of Timer Status Register 0n (TSR0n)

Address: F01A0H, F01A1H (TSR00) to F01AEH, F01AFH (TSR07) After reset: 0000H R

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TSR0n	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	OVF

OVF	Counter overflow status of channel n
0	Overflow does not occur.
1	Overflow occurs.
When	OVF = 1, this flag is cleared (OVF = 0) when the next value is captured without overflow.

## Table 6-4. OVF Bit Operation and Set/Clear Conditions in Each Operation Mode

Timer operation mode	OVF	Set/clear conditions
Capture mode	clear	When no overflow has occurred upon capturing
Capture & one-count mode	set	When an overflow has occurred upon capturing
Interval timer mode	clear	
Event counter mode		-
One-count mode	set	(Use prohibited, not set and not cleared)

**Remark** The OVF bit does not change immediately after the counter has overflowed, but changes upon the subsequent capture.

# (5) Timer channel enable status register 0 (TE0)

TE0 is used to enable or stop the timer operation of each channel.

When a bit of timer channel start register 0 (TS0) is set to 1, the corresponding bit of this register is set to 1. When a bit of timer channel stop register 0 (TT0) is set to 1, the corresponding bit of this register is cleared to 0.

TE0 can be read by a 16-bit memory manipulation instruction. Reset signal generation clears this register to 0000H.

### Figure 6-8. Format of Timer Channel Enable Status Register 0 (TE0)

Address: F01B0H, F01B1H After reset: 0000H R

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TE0	0	0	0	0	0	0	0	0	TE07	TE06	TE05	TE04	TE03	TE02	TE01	TE00

TE0n	Indication of operation enable/stop status of channel n
0	Operation is stopped.
1	Operation is enabled.

#### (6) Timer channel start register 0 (TS0)

TS0 is a trigger register that is used to clear a timer counter (TCR0n) and start the counting operation of each channel.

When a bit (TS0n) of this register is set to 1, the corresponding bit (TE0n) of timer channel enable status register 0 (TE0) is set to 1. TS0n is a trigger bit and cleared immediately when TE0n = 1.

TS0 can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

#### Figure 6-9. Format of Timer Channel Start Register 0 (TS0)

Address: F01	32H, FC	1B3H	After	reset: 0	000H	R/W										
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TS0	0	0	0	0	0	0	0	0	TS07	TS06	TS05	TS04	TS03	TS02	TS01	TS00

TS0n	Operation enable (start) trigger of channel n
0	No trigger operation
1	TE0n is set to 1 and the count operation becomes enabled. The TCR0n count operation start in the count operation enabled state varies depending on each operation mode (see Table 6-5).

#### Caution Be sure to clear bits 15 to 8 to "0".

Remarks 1. When the TS0 register is read, 0 is always read.

**2.** n = 0 to 7

### Table 6-5. Operations from Count Operation Enabled State to TCR0n Count Start (1/2)

Timer operation mode	Operation when TS0n = 1 is set
Interval timer mode	No operation is carried out from start trigger detection (TS0n=1) until count clock generation. The first count clock loads the value of TDR0n to TCR0n and the subsequent
	count clock performs count down operation (see 6.3 (6) (a) Start timing in interval timer mode).
Event counter mode	<ul> <li>Writing 1 to TS0n bit loads the value of TDR0n to TCR0n.</li> <li>The subsequent count clock performs count down operation.</li> <li>The external trigger detection selected by STS0n2 to STS0n0 bits in the TMR0n register does not start count operation (see 6.3 (6) (b) Start timing in event counter mode).</li> </ul>
Capture mode	No operation is carried out from start trigger detection until count clock generation. The first count clock loads 0000H to TCR0n and the subsequent count clock performs count up operation (see <b>6.3 (6) (c) Start timing in capture mode</b> ).

Timer operation mode	Operation when TS0n = 1 is set
One-count mode	<ul> <li>When TS0n = 0, writing 1 to TS0n bit sets the start trigger wait state.</li> <li>No operation is carried out from start trigger detection until count clock generation.</li> <li>The first count clock loads the value of TDR0n to TCR0n and the subsequent count clock performs count down operation (see 6.3 (6) (d) Start timing in one-count mode).</li> </ul>
Capture & one-count mode	<ul> <li>When TS0n = 0, writing 1 to TS0n bit sets the start trigger wait state.</li> <li>No operation is carried out from start trigger detection until count clock generation.</li> <li>The first count clock loads 0000H to TCR0n and the subsequent count clock performs count up operation (see 6.3 (6) (e) Start timing in capture &amp; one-count mode).</li> </ul>

# (a) Start timing in interval timer mode

- <1> Writing 1 to TS0n sets TE0n = 1
- <2> The write data to TS0n is held until count clock generation.
- <3> TCR0n holds the initial value until count clock generation.
- <4> On generation of count clock, the "TDR0n value" is loaded to TCR0n and count starts.




Figure 6-10. Start Timing (In Interval Timer Mode)

Caution In the first cycle operation of count clock after writing TS0n, an error at a maximum of one clock is generated since count start delays until count clock has been generated. When the information on count start timing is necessary, an interrupt can be generated at count start by setting MD0n0 = 1.

#### (b) Start timing in event counter mode

- <1> While TE0n is set to 0, TCR0n holds the initial value.
- <2> Writing 1 to TS0n sets 1 to TE0n.
- <3> As soon as 1 has been written to TS0n and 1 has been set to TE0n, the "TDR0n value" is loaded to TCR0n to start counting.
- <4> After that, the TCR0n value is counted down according to the count clock.





Figure 6-11. Start Timing (In Event Counter Mode)

#### (c) Start timing in capture mode

- <1> Writing 1 to TS0n sets TE0n = 1
- <2> The write data to TS0n is held until count clock generation.
- <3> TCR0n holds the initial value until count clock generation.
- <4> On generation of count clock, 0000H is loaded to TCR0n and count starts.




Caution In the first cycle operation of count clock after writing TS0n, an error at a maximum of one clock is generated since count start delays until count clock has been generated. When the information on count start timing is necessary, an interrupt can be generated at count start by setting MD0n0 = 1.

#### (d) Start timing in one-count mode

- <1> Writing 1 to TS0n sets TE0n = 1
- <2> Enters the start trigger input wait status, and TCR0n holds the initial value.
- <3> On start trigger detection, the "TDR0n value" is loaded to TCR0n and count starts.

Figure 6-13. Start Timing (In One-count Mode)




Note When the one-count mode is set, the operation clock (MCK) is selected as count clock (CCS0n = 0).

Caution An input signal sampling error is generated since operation starts upon start trigger detection (The error is one count clock when TI0n is used).

#### (e) Start timing in capture & one-count mode

- <1> Writing 1 to TS0n sets TE0n = 1
- <2> Enters the start trigger input wait status, and TCR0n holds the initial value.
- <3> On start trigger detection, 0000H is loaded to TCR0n and count starts.

### Figure 6-14. Start Timing (In Capture & One-count Mode)



- Note When the capture & one-count mode is set, the operation clock (MCK) is selected as count clock (CCS0n = 0).
- Caution An input signal sampling error is generated since operation starts upon start trigger detection (The error is one count clock when TI0n is used).

# (7) Timer channel stop register 0 (TT0)

TT0 is a trigger register that is used to clear a timer counter (TCR0n) and start the counting operation of each channel.

When a bit (TT0n) of this register is set to 1, the corresponding bit (TE0n) of timer channel enable status register 0 (TE0) is cleared to 0. TT0n is a trigger bit and cleared to 0 immediately when TE0n = 0.

TT0 can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

# Figure 6-15. Format of Timer Channel Stop Register 0 (TT0)

Address: F01	After	reset: 0	000H	R/W												
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TT0	0	0	0	0	0	0	0	0	TT07	TT06	TT05	TT04	TT03	TT02	TT01	TT00

TT0n	Operation stop trigger of channel n
0	No trigger operation
1	Operation is stopped (stop trigger is generated).

#### Caution Be sure to clear bits 15 to 8 to "0".

**Remarks 1.** When the TT0 register is read, 0 is always read.

**2.** n = 0 to 7

## (8) Timer input select register 0 (TIS0)

TISO is used to select whether a signal input to the timer input pin (TIOn) or the subsystem clock divided by four  $(f_{XT}/4)$  is valid for each channel.

TISO can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

# Figure 6-16. Format of Timer Input Select Register 0 (TIS0)

Address: FFF3EH After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
TIS0	TIS07	TIS06	TIS05	TIS04	TIS03	TIS02	TIS01	TIS00

TIS0n	Selection of timer input/subsystem clock used with channel n
0	Input signal of timer input pin (TI0n)
1	Subsystem clock divided by 4 (fxt/4)

# (9) Timer output enable register 0 (TOE0)

TOE0 is used to enable or disable timer output of each channel.

Channel n for which timer output has been enabled becomes unable to rewrite the value of the TO0n bit of the timer output register (TO0) described later by software, and the value reflecting the setting of the timer output function through the count operation is output from the timer output pin (TO0n).

TOE0 can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

# Figure 6-17. Format of Timer Output Enable Register 0 (TOE0)

Address: F01	After	reset: (	0000H	R/W												
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TOE0	0	0	0	0	0	0	0	0	TOE							
									07	06	05	04	03	02	01	00

TOE	Timer output enable/disable of channel n
0n	
0	The TO0n operation stopped by count operation (timer channel output bit).
	Writing to the TO0n bit is enabled.
	The TO0n pin functions as data output, and it outputs the level set to the TO0n bit.
	The output level of the TO0n pin can be manipulated by software.
1	The TO0n operation enabled by count operation (timer channel output bit).
	Writing to the TO0n bit is disabled (writing is ignored).
	The TO0n pin functions as timer output, and the TOE0n is set or reset depending on the timer operation.
	The TO0n pin outputs the square-wave or PWM depending on the timer operation.

Caution Be sure to clear bits 15 to 8 to "0".

#### (10) Timer output register 0 (TO0)

TO0 is a buffer register of timer output of each channel.

The value of each bit in this register is output from the timer output pin (TO0n) of each channel.

This register can be rewritten by software only when timer output is disabled (TOE0n = 0). When timer output is enabled (TOE0n = 1), rewriting this register by software is ignored, and the value is changed only by the timer operation.

To use the P01/TO00, P10/TO02, P11/TO03, P12/TO04, P13/TO05, P14/TO06 ^{Note}, P15/TO07 ^{Note}, or P52/SLTO pin as a port function pin, set the corresponding TO0n bit to "0".

TO0 can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

**Note** TO06 and TO07 are shared with P50 and P51 (P50/TO06, P51/TO07), respectively, in products other than the 78K0R/KE3-L.

#### Figure 6-18. Format of Timer Output Register 0 (TO0)

Address: F01B8H, F01B9H			After	reset: 0	000H	R/W										
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TO0	0	0	0	0	0	0	0	0	TO0	TO0	TO0	TO0	TO0	TO0	TO0	TO0
									7	6	5	4	3	2	1	0
	TO0						Ti	mer out	tput of c	hannel	n					

TO0	Timer output of channel n
n	
0	Timer output value is "0".
1	Timer output value is "1".

Caution Be sure to clear bits 15 to 8 to "0".

# (11) Timer output level register 0 (TOL0)

TOL0 is a register that controls the timer output level of each channel.

The setting of the inverted output of channel n by this register is reflected at the timing of set or reset of the timer output signal while the timer output is enabled (TOE0n = 1) in the combination-operation mode (TOM0n = 1). In the toggle mode (TOM0n = 0), this register setting is invalid.

TOL0 can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

#### Figure 6-19. Format of Timer Output Level Register 0 (TOL0)

Address: F01BCH, F01BDH			After	reset:	0000H	R/W										
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TOL0	0	0	0	0	0	0	0	0	TOL 07	TOL 06	TOL 05	TOL 04	TOL 03	TOL 02	TOL 01	TOL 00
	TOL				I	Co	ontrol o	f timer o	output le	evel of a	channel	n				

TOL	Control of timer output level of channel n
0n	
0	Positive logic output (active-high)
1	Inverted output (active-low)

# Caution Be sure to clear bits 15 to 8 to "0".

- **Remarks 1.** If the value of this register is rewritten during timer operation, the timer output is inverted when the timer output signal changes next, instead of immediately after the register value is rewritten.
  - **2.** n = 0 to 7

# (12) Timer output mode register 0 (TOM0)

TOM0 is used to control the timer output mode of each channel.

When a channel is used for the single-operation function, set the corresponding bit of the channel to be used to 0.

When a channel is used for the combination-operation function (PWM output, one-shot pulse output, or multiple PWM output), set the corresponding bit of the master channel to 0 and the corresponding bit of the slave channel to 1.

The setting of each channel n by this register is reflected at the timing when the timer output signal is set or reset while the timer output is enabled (TOE0n = 1).

TOM0 can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

## Figure 6-20. Format of Timer Output Mode Register 0 (TOM0)

Address: F01BEH, F01BFH		After	After reset: 0000H													
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TOM0	0	0	0	0	0	0	0	0	том	ТОМ	том	том	том	том	том	ТОМ
									07	06	05	04	03	02	01	00
	ТОМ		Control of timer output mode of channel n													
	0n															
	0	Toggle	operat	tion mo	de (to p	roduce	toggle	output b	y timer	interrup	ot reque	est signa	al (INTT	'M0n))		
	1			•		· ·		by the t quest si		•	•	<b>U</b> (		,	ne mast	er

#### Caution Be sure to clear bits 15 to 8 to "0".

Remark n: Channel number, m: Slave channel number

n = 0 to 7 (n = 0, 2, 4, 6 for master channel)

 $n < m \leq 7$  (where m is a consecutive integer greater than n)

#### (13) Input switch control register (ISC)

The ISC1 and ISC0 bits of the ISC register are used to implement LIN-bus communication operation by using channel 7 in association with the serial array unit. When the ISC1 bit is set to 1, the input signal of the serial data input pin (RxD0) is selected as a timer input signal.

The ISC2 bit is set when selecting the P52/SLTI/SLTO pin as the timer I/O pin of timer channels 0 and 1.

ISC can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

# Figure 6-21. Format of Input Switch Control Register (ISC)

Address: FFF3CH After reset: 00H Symbol 7 6		eset: 00H R	R/W									
Symbol	7	6	5	4	3	2	1	0				
ISC	0	0	0	0	0	ISC2	ISC1	ISC0				

ISC2	Selecting P52/SLTI/SLTO Pin as Timer I/O Pin												
	Chan	nel 0	Channel 1										
	Input Pin	Output Pin	Input Pin	Output Pin									
0	P00/TI00 ^{Note}	P01/TO00 Note	P52/SLTI	P52/SLTO									
1	P52/SLTI	P52/SLTO	-	-									
Other than above	Setting prohibited												

ISC1	Switching channel 7 input of timer array unit TAUS								
0	es the input signal of the TI07 pin as a timer input (normal operation).								
1	Input signal of RxD0 pin is used as timer input (wakeup signal detection).								

ISC0	Switching external interrupt (INTP0) input
0	Uses the input signal of the INTPO pin as an external interrupt (normal operation).
1	Uses the input signal of the RxD0 pin as an external interrupt (to measure the pulse widths of the sync break field and sync field).

**Note** 78K0R/KD3-L and 78KR/KE3-L only. Only the P52/SLTI/SLTO pin can be assigned to channels 0 and 1 in the 78K0R/KC3-L.

#### Caution Be sure to clear bits 7 to 3 to "0".

**Remark** When the LIN-bus communication function is used, select the input signal of the RxD0 pin by setting ISC1 to 1.

# (14) Noise filter enable registers 1, 2 (NFEN1, NFEN2)

NFEN1 and NFEN2 are used to set whether the noise filter can be used for the timer input signal to each channel.

Enable the noise filter by setting the corresponding bits to 1 on the pins in need of noise removal.

When the noise filter is ON, match detection and synchronization of the 2 clocks is performed with the CPU/peripheral hardware clock ( $f_{CLK}$ ). When the noise filter is OFF, only synchronization is performed with the CPU/peripheral hardware clock ( $f_{CLK}$ ).

NFEN1 and NFEN2 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

# Figure 6-22. Format of Noise Filter Enable Registers 1, 2 (NFEN1, NFEN2)

Address: F0061H

After reset: 00H

R/W

Symbol	7	6	5	4	3	2	1	0							
NFEN1	TNFEN07	TNFEN06	TNFEN05	TNFEN04	TNFEN03	TNFEN02	0	TNFEN00 Note 1							
Address: F00	62H After re	eset: 00H R/	W												
Symbol	7	6	5	4	3	2	1	0							
NFEN2	0	0	0	TNFENSL	0	0	0	0							
	[					Note 0		Note 0							
	TNFEN07	Enable/disab	le using noise	filter of TI07/T	D07/P15 (P51)	pin ^{™™} or Rxl	D0/P74 pin inpi	ut signal ^{Note 3}							
	0	Noise filter OF	F												
	1	Noise filter ON	1												
	THEFNOS	Enable/disable using noise filter of TI06/TO06/P14 (P50) pin Note 2 input signal													
	TNFEN06														
	0	Noise filter OF													
	1	Noise filter ON													
	TNFEN05		Enable/disa	able using nois	e filter of TI05/	TO05/P13 pin i	nput signal								
0 Noise filter OFF															
	1	Noise filter ON													
	TNFEN04														
	0	Noise filter OFF													
	1	Noise filter ON													
	TNFEN03	Enable/disable using noise filter of TI03/TO03/P11 pin input signal													
	0	Noise filter OF													
	1	Noise filter ON	1												
	TNFEN02		Enable/disa	able using nois	e filter of TI02/	TO02/P10 pin i	nput signal								
	0	Noise filter OF		0											
	1	Noise filter ON	1												
	TNFEN00 Note1		Enable/	disable using n	oise filter of TI	00/P00 pin inpu	ut signal								
	0	Noise filter OF	F												
	1	Noise filter ON	1												
	TNFENSL	Nutrie China Com		able using noise	e filter of SL FI/S	SL10/P52 pin i	input signal								
	0	Noise filter OF													
	1	Noise filter ON													
Notes		KD3-L and 78 006 and TI07/			0 and P51	respectively i	n products o	ther than the							
						· · · · · · · · · · · · · · · · · · ·									

- 2. TI06/TO06 and TI07/TO07 are shared with P50 and P51, respectively, in products other than the 78K0R/KE3-L.
- 3. The applicable pin can be switched by setting ISC1 of the ISC register.

ISC1 = 0: Whether or not to use the noise filter of TI07 pin can be selected.

ISC1 = 1: Whether or not to use the noise filter of RxD0 pin can be selected.

# (15) Port mode registers 0 ^{Note}, 1, 5 (PM0 ^{Note}, PM1, PM5)

These registers set input/output of ports  $0^{\text{Note}}$ , 1, and 5 in 1-bit units. When using the ports (such as P01/TO00 and P10/TO02/TI02) to be shared with the timer output pin for timer output, set the port mode register (PMxx) bit and port register (Pxx) bit corresponding to each port to 0.

Example: When using P10/TO02/TI02 for timer output

Set the PM10 bit of port mode register 1 to 0. Set the P10 bit of port register 1 to 0.

When using the ports (such as P00/TI00 and P10/TO02/TI02) to be shared with the timer output pin for timer input, set the port mode register (PMxx) bit corresponding to each port to 1. At this time, the port register (Pxx) bit may be 0 or 1.

Example: When using P10/T002/TI02 for timer input Set the PM10 bit of port mode register 1 to 1. Set the P10 bit of port register 1 to 0 or 1.

 $PM0^{Note}$ , PM1, and PM5 can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets these registers to FFH.

Note 78K0R/KD3-L and 78K0R/KE3-L only


		.ga.e e 101 . e.		incue negle		,		
Address: FFF	-20H After r	reset: FFH R/W	v					
Symbol	7	6	5	4	3	2	1	0
PM0	1	1	1	1	1	1	PM01	PM00
Address: FFF		reset: FFH R/W						
Symbol	7	6	5	4	3	2	1	0
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10
Address: FFF Symbol	F25H After ro	reset: FFH R/W	N 5	4	3	2	1	0
PM5	1	1	1	1	PM53	PM52	PM51	PM50
ļ	PMmn	Τ	Pm	n pin I/O mode	e selection (m =	0, 1, 5; n = 0 tr	ა 7)	
ļ	0	Output mode (	(output buffer c	on)				
	1	Input mode (o	utput buffer off	f)			-	


#### Figure 6-23. Format of Port Mode Registers 0, 1, 5 (PM0, PM1, PM5)

**Remark** The figure shown above presents the format of port mode register 0, 1, and 5 of 78K0R/KE3-L products. For the format of port mode register of other products, see (1) Port mode registers (PMxx) in 4.3 Registers Controlling Port Function.

# 6.4 Channel Output (TO0n pin) Control

# 6.4.1 TO0n pin output circuit configuration





The following describes the TO0n pin output circuit.

- <1> When TOM0n = 0 (toggle mode), the set value of the TOL0n register is ignored and only INTTM0p (slave channel timer interrupt) is transmitted to the TO0n register.
- <2> When TOM0n = 1 (combination-operation mode), both INTTM0n (master channel timer interrupt) and INTTM0p (slave channel timer interrupt) are transmitted to the TO0n register. At this time, the TOL0n register becomes valid and the signals are controlled as follows:
- $\label{eq:When TOLOn = 0:} \qquad \mbox{Forward operation (INTTM0} \rightarrow \mbox{set, INTTM0p} \rightarrow \mbox{reset)}$
- When TOL0n = 1: Reverse operation (INTTM0  $\rightarrow$  reset, INTTM0p  $\rightarrow$  set)

When INTTM0n and INTTM0p are simultaneously generated, (0% output of PWM), INTTM0p (reset signal) takes priority, and INTTM0n (set signal) is masked.

- <3> When TOE0n = 1, INTTM0n (master channel timer interrupt) and INTTM0p (slave channel timer interrupt) are transmitted to the TO0n register. Writing to the TO0n register (TO0n write signal) becomes invalid. When TOE0n = 1, the TO0n pin output never changes with signals other than interrupt signals. To initialize the TO0n pin output level, it is necessary to set TOE0n = 0 and to write a value to TO0n.
- <4> When TOE0n = 0, writing to TO0n bit to the target channel (TO0n write signal) becomes valid. When TOE0n = 0, neither INTTM0n (master channel timer interrupt) nor INTTM0p (slave channel timer interrupt) is transmitted to TO0n register.
- <5> The TOOn register can always be read, and the TOOn pin output level can be checked.

**Remarks 1.** n = 0 to 7 (n = 0, 2, 4, or 6 for master channel) **2.** p = n + 1, n + 2, n + 3 ... (where  $p \le 7$ )

### 6.4.2 TO0n Pin Output Setting

The following figure shows the procedure and status transition of TO0n out put pin from initial setting to timer operation start.




Figure 6-25. Status Transition from Timer Output Setting to Operation Start

<1> The operation mode of timer output is set.

- TOM0n bit (0: Toggle mode, 1: Combination-operation mode)
- TOL0n bit (0: Forward output, 1: Reverse output)
- <2> The timer output signal is set to the initial status by setting TO0n.
- <3> The timer output operation is enabled by writing 1 to TOE0n (writing to TO0n is disabled).
- <4> The port I/O setting is set to output (see 6.3 (15) Port mode registers 0, 1, 5).
- <5> The timer operation is enabled (TS0n = 1).

Remark n = 0 to 7

# 6.4.3 Cautions on Channel Output Operation

#### (1) Changing values set in registers TO0, TOE0, and TOL0 during timer operation

Since the timer operations (operations of TCR0n and TDR0n) are independent of the TO0n output circuit and changing the values set in TO0, TOE0, and TOL0 does not affect the timer operation, the values can be changed during timer operation.


When the values set in TOE0, TOL0, and TOM0 (except for TO0) are changed close to the timer interrupt (INTTM0n), the waveform output to the TO0n pin may be different depending on whether the values are changed immediately before or immediately after the timer interrupt (INTTM0n) signal generation timing.

#### (2) Default level of TO0n pin and output level after timer operation start

The following figure shows the TO0n pin output level transition when writing has been done in the state of TOE0n = 0 before port output is enabled and TOE0n = 1 is set after changing the default level.

# (a) When operation starts with TOM0n = 0 setting (toggle output)

The setting of TOL0n is invalid when TOM0n = 0. When the timer operation starts after setting the default level, the toggle signal is generated and the output level of TO0n pin is reversed.





Remarks 1. Toggle: Reverse TOOn pin output status2. n = 0 to 7

(b) When operation starts with TOM0n = 1 setting (Combination-operation mode (PWM output))

When TOMOn = 1, the active level is determined by TOLOn setting.




Figure 6-27. TOOn Pin Output Status at PWM Output (TOMOn = 1)


Remarks 1. Set: The output signal of TOOn pin changes from inactive level to active level.
 Reset: The output signal of TOOn pin changes from active level to inactive level.
 2. n = 0 to 7

#### (3) Operation of TO0n pin in combination-operation mode (TOM0n = 1)

#### (a) When TOLOn setting has been changed during timer operation

When the TOL0n setting has been changed during timer operation, the setting becomes valid at the generation timing of TO0n change condition. Rewriting TOL0n does not change the output level of TO0n. The following figure shows the operation when the value of TOL0n has been changed during timer operation (TOM0n = 1).





Remarks 1. Set: The output signal of TOOn pin changes from inactive level to active level.
 Reset: The output signal of TOOn pin changes from active level to inactive level.
 2. n = 0 to 7

# (b) Set/reset timing

To realize 0%/100% output at PWM output, the TO0n pin/TO0n set timing at master channel timer interrupt (INTTM0n) generation is delayed by 1 count clock by the slave channel.

If the set condition and reset condition are generated at the same time, a higher priority is given to the latter.

Figure 6-29 shows the set/reset operating statuses where the master/slave channels are set as follows.

Master channel:TOE0n = 1, TOM0n = 0, TOL0n = 0Slave channel:TOE0p = 1, TOM0p = 1, TOL0p = 0




Figure 6-29. Set/Reset Timing Operating Statuses

Remarks 1. to_reset: TO0n pin reset/toggle signal

- to_set: TO0n pin set signal
- **2.** n = 0 to 7 (where n = 0, 2, 4, or 6 for master channel)
- **3.**  $p = n+1, n+2, n+3 \dots$  (where  $p \le 7$ )

# 6.4.4 Collective manipulation of TO0n bit

In the TO0 register, the setting bits for all the channels are located in one register in the same way as the TS0 register (channel start trigger). Therefore, TO0n of all the channels can be manipulated collectively. Only specific bits can also be manipulated by setting the corresponding TOE0n = 0 to a target TO0n (channel output).

# Figure 6-30. Example of TO0n Bit Collective Manipulation

Before writing

TO0	0	0	0	0	0	0	0	0	TO07	TO06	TO05	TO04	TO03	TO02	TO01	TO00
									0	0	1	0	0	0	1	0
TOE0	0	0	0	0	0	0	0	0	TOE07	TOE06	TOE05	TOE04	TOE03	TOE02	TOE01	TOE00
									0	0	1	0	1	1	1	1


Data to be written

	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1	1
After writ	ing								¢	¢	*	¢	×	*	*	*
TO0	0	0	0	0	0	0	0	0	TO07 1	TO06 1	TO05 1	TO04 0	TO03 0	TO02 0	TO01 1	TO00 0

Writing is done only to TO0n bit with TOE0n = 0, and writing to TO0n bit with TOE0n = 1 is ignored.

TO0n (channel output) to which TOE0n = 1 is set is not affected by the write operation. Even if the write operation is done to TO0n, it is ignored and the output change by timer operation is normally done.





(Caution and Remark are given on the next page.)

Caution When TOE0n = 1, even if the output by timer interrupt of each timer (INTTM0n) contends with writing to TO0n, output is normally done to TO0n pin.

**Remark** n = 0 to 7


#### 6.4.5 Timer Interrupt and TO0n Pin Output at Operation Start

In the interval timer mode or capture mode, the MD0n0 bit in the TMR0n register sets whether or not to generate a timer interrupt at count start.

When MD0n0 is set to 1, the count operation start timing can be known by the timer interrupt (INTTM0n) generation.

In the other modes, neither timer interrupt at count operation start nor TO0n output is controlled.


Figures 6-32 and 6-33 show operation examples when the interval timer mode (TOE0n = 1, TOM0n = 0) is set.



## Figure 6-32. When MD0n0 is set to 1

When MD0n0 is set to 1, a timer interrupt (INTTM0n) is output at count operation start, and TO0n performs a toggle operation.

## Figure 6-33. When MD0n0 is set to 0



When MD0n0 is set to 0, a timer interrupt (INTTM0n) is not output at count operation start, and TO0n does not change either. After counting one cycle, INTTM0n is output and TO0n performs a toggle operation.

# 6.5 Channel Input (TI0n Pin) Control

# 6.5.1 TIOn edge detection circuit

# (1) Edge detection basic operation timing

Edge detection circuit sampling is done in accordance with the operation clock (MCK).

# Figure 6-34. Edge Detection Basic Operation Timing

fclk	
Operation clock (MCK)	
Synchronized (noise filter) internal TI0n signal	
Rising edge detection internal trigger	
Falling edge detection internal trigger	

## 6.6 Basic Function of Timer Array Unit TAUS

#### 6.6.1 Overview of single-operation function and combination-operation function

Timer array unit TAUS consists of several channels and has a single-operation function that allows each channel to operate independently, and a combination-operation function that uses two or more channels in combination.

The single-operation function can be used for any channel, regardless of the operation mode of the other channels.

The combination-operation function is realized by combining a master channel (reference timer that mainly counts periods) and a slave channel (timer that operates in accordance with the master channel), and several rules must be observed when using this function.

#### 6.6.2 Basic rules of combination-operation function

The basic rules of using the combination-operation function are as follows.

- (1) Only an even channel (channel 0, 2, 4, etc.) can be set as a master channel.
- (2) Any channel, except channel 0, can be set as a slave channel.
- (3) The slave channel must be lower than the master channel.
  - Example: If channel 2 is set as a master channel, channel 3 or those that follow (channels 3, 4, 5, etc.) can be set as a slave channel.
- (4) Two or more slave channels can be set for one master channel.
- (5) When two or more master channels are to be used, slave channels with a master channel between them may not be set.

Example: If channels 0 and 4 are set as master channels, channels 1 to 3 can be set as the slave channels of master channel 0. Channels 5 to 7 cannot be set as the slave channels of master channel 0.


- (6) The operating clock for a slave channel in combination with a master channel must be the same as that of the master channel. The CKS bit (bit 15 of the TMR0n register) of the slave channel that operates in combination with the master channel must be the same value as that of the master channel.
- (7) A master channel can transmit INTTMOn (interrupt), start software trigger, and count clock to the lower channels.
- (8) A slave channel can use the INTTMOn (interrupt), start software trigger, and count clock of the master channel, but it cannot transmit its own INTTMOn (interrupt), start software trigger, and count clock to the lower channel.
- (9) A master channel cannot use the INTTMOn (interrupt), start software trigger, and count clock from the other higher master channel.
- (10) To simultaneously start channels that operate in combination, the TS0n bit of the channels in combination must be set at the same time.
- (11) To stop the channels in combination simultaneously, the TTOn bit of the channels in combination must be set at the same time.

## 6.6.3 Applicable range of basic rules of combination-operation function

The rules of the combination-operation function are applied in a channel group (a master channel and slave channels forming one combination-operation function).

If two or more channel groups that do not operate in combination are specified, the basic rules of the combinationoperation function in **6.6.2 Basic rules of combination-operation function** do not apply to the channel groups.

Example



# 6.7 Operation of Timer Array Unit TAUS as Independent Channel

# 6.7.1 Operation as interval timer/square wave output

## (1) Interval timer

The timer array unit can be used as a reference timer that generates INTTMOn (timer interrupt) at fixed intervals.

The interrupt generation period can be calculated by the following expression.

Generation period of INTTM0n (timer interrupt) = Period of count clock  $\times$  (Set value of TDR0n + 1)

## (2) Operation as square wave output

TO0n performs a toggle operation as soon as INTTM0n has been generated, and outputs a square wave with a duty factor of 50%.

The period and frequency for outputting a square wave from TO0n can be calculated by the following expressions.

• Period of square wave output from TO0n = Period of count clock × (Set value of TDR0n + 1) × 2	
• Frequency of square wave output from TO0n = Frequency of count clock/{(Set value of TDR0n + 1) ×	(2)

TCR0n operates as a down counter in the interval timer mode.


TCR0n loads the value of TDR0n at the first count clock after the channel start trigger bit (TS0n) is set to 1. If MD0n0 of TMR0n = 0 at this time, INTTM0n is not output and TO0n is not toggled. If MD0n0 of TMR0n = 1, INTTM0n is output and TO0n is toggled.

After that, TCR0n count down in synchronization with the count clock.

When TCR0n = 0000H, INTTM0n is output and TO0n is toggled at the next count clock. At the same time, TCR0n loads the value of TDR0n again. After that, the same operation is repeated.

TDR0n can be rewritten at any time. The new value of TDR0n becomes valid from the next period.

# Figure 6-35. Block Diagram of Operation as Interval Timer/Square Wave Output







Figure 6-36. Example of Basic Timing of Operation as Interval Timer/Square Wave Output (MD0n0 = 1)

**Remark** n = 0 to 7



### Figure 6-37. Example of Set Contents of Registers in Interval Timer/Square Wave Output

# Figure 6-38. Operation Procedure of Interval Timer/Square Wave Output Function

	Software Operation	Hardware Status
TAUS default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN bit of the PER2 register to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets the TPS0 register. Determines clock frequencies of CK00 and CK01.	
Channel default setting	Sets the TMR0n register (determines operation mode of channel). Sets interval (period) value to the TDR0n register.	Channel stops operating. (Clock is supplied and some power is consumed.)
	To use the TO0n output Clears the TOM0n bit of the TOM0 register to 0 (toggle mode). Clears the TOL0n bit to 0. Sets the TO0n bit and determines default level of the	The TO0n pin goes into Hi-Z output state.
	TO0n output.	The TO0n default setting level is output when the port mode register is in the output mode and the port register is 0.
		TO0n does not change because channel stops operating. The TO0n pin outputs the TO0n set level.
Operation start	Sets TOE0n to 1 (only when operation is resumed). Sets the TS0n bit to 1. The TS0n bit automatically returns to 0 because it is a trigger bit.	TE0n = 1, and count operation starts. Value of TDR0n is loaded to TCR0n at the count clock input. INTTM0n is generated and TO0n performs toggle operation if the MD0n0 bit of the TMR0n register is 1.
During operation	Set values of TMR0n, TOM0, and TOL0 registers cannot be changed. Set value of the TDR0n register can be changed. The TCR0n register can always be read. The TSR0n register is not used. Set values of the TO0 and TOE0 registers can be changed.	Counter (TCR0n) counts down. When count value reaches 0000H, the value of TDR0n is loaded to TCR0n again and th count operation is continued. By detecting TCR0n = 0000H, INTTM0n is generated and TO0n performs toggle operation. After that, the above operation is repeated.
Operation stop	The TT0n bit is set to 1. The TT0n bit automatically returns to 0 because it is a trigger bit.	TE0n = 0, and count operation stops. TCR0n holds count value and stops. The TO0n output is not initialized but holds current status.
	TOE0n is cleared to 0 and value is set to the TO0n bit.	The TO0n pin outputs the TO0n set level.
TAUS stop	When holding the TO0n pin output level is not necessary	The TO0n pin output level is held by port function. The TO0n pin output level goes into Hi-Z output state.
	The TAU0EN bit of the PER2 register is cleared to 0.	Power-off status All circuits are initialized and SFR of each channel is also initialized. (The TO0n bit is cleared to 0 and the TO0n pin is set to port mode.)

**Remark** n = 0 to 7

Operation is resumed.

#### 6.7.2 Operation as external event counter

The timer array unit can be used as an external event counter that counts the number of times the valid input edge (external event) is detected in the TIOn pin. When a specified count value is reached, the event counter generates an interrupt. The specified number of counts can be calculated by the following expression.

Specified number of counts = Set value of TDR0n + 1

TCR0n operates as a down counter in the event counter mode.

When the channel start trigger bit (TS0n) is set to 1, TCR0n loads the value of TDR0n.


TCR0n counts down each time the valid input edge of the TI0n pin has been detected. When TCR0n = 0000H, TCR0n loads the value of TDR0n again, and outputs INTTM0n.


After that, the above operation is repeated.


TOOn must not be used because its waveform depends on the external event and irregular.


TDR0n can be rewritten at any time. The new value of TDR0n becomes valid during the next count period.














## Figure 6-41. Example of Set Contents of Registers in External Event Counter Mode

	Software Operation	Hardware Status
TAUS default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN bit of the PER2 register to 1.	<ul> <li>Power-on status. Each channel stops operating.</li> <li>(Clock supply is started and writing to each register is enabled.)</li> </ul>
	Sets the TPS0 register. Determines clock frequencies of CK00 and CK01.	
Channel default setting	Sets the TMR0n register (determines operation mode of channel). Sets number of counts to the TDR0n register. Clears the TOE0n bit of the TOE0 register to 0.	Channel stops operating. (Clock is supplied and some power is consumed.)
Operation start	Sets the TS0n bit to 1. The TS0n bit automatically returns to 0 because it is a trigger bit.	<ul> <li>TE0n = 1, and count operation starts.</li> <li>Value of TDR0n is loaded to TCR0n and detection of the TI0n pin input edge is awaited.</li> </ul>
During operation	Set value of the TDR0n register can be changed. The TCR0n register can always be read. The TSR0n register is not used. Set values of TMR0n, TOM0, TOL0, TO0, and TOE0 registers cannot be changed.	Counter (TCR0n) counts down each time input edge of th TI0n pin has been detected. When count value reaches 0000H, the value of TDR0n is loaded to TCR0n again, ar the count operation is continued. By detecting TCR0n = 0000H, the INTTM0n output is generated. After that, the above operation is repeated.
Operation stop	The TT0n bit is set to 1 The TT0n bit automatically returns to 0 because it is a trigger bit.	TE0n = 0, and count operation stops. TCR0n holds count value and stops.
TAUS stop	The TAU0EN bit of the PER2 register is cleared to 0. —	Power-off status All circuits are initialized and SFR of each channel is also initialized.

# Figure 6-42. Operation Procedure When External Event Counter Function Is Used

**Remark** n = 0 to 7

Operation is resumed.

## 6.7.3 Operation as frequency divider (channel 0 of 78K0R/KD3-L and 78K0R/KE3-L only)

The timer array unit can be used as a frequency divider that divides a clock input to the TI00 pin and outputs the result from TO00.

The divided clock frequency output from TO00 can be calculated by the following expression.

- When rising edge/falling edge is selected:
- Divided clock frequency = Input clock frequency/{(Set value of TDR00 + 1) × 2}
- When both edges are selected:
- Divided clock frequency  $\cong$  Input clock frequency/(Set value of TDR00 + 1)

TCR00 operates as a down counter in the interval timer mode.

After the channel start trigger bit (TS00) is set to 1, TCR00 loads the value of TDR00 when the TI00 valid edge is detected. If MD000 of TMR00 = 0 at this time, INTTM00 is not output and TO00 is not toggled. If MD000 of TMR00 = 1, INTTM00 is output and TO00 is toggled.


After that, TCR00 counts down at the valid edge of TI00. When TCR00 = 0000H, it toggles TO00. At the same time, TCR00 loads the value of TDR00 again, and continues counting.


If detection of both the edges of TI00 is selected, the duty factor error of the input clock affects the divided clock period of the TO00 output.

The period of the TO00 output clock includes a sampling error of one period of the operation clock.

Clock period of TO00 output = Ideal TO00 output clock period  $\pm$  Operation clock period (error)

TDR00 can be rewritten at any time. The new value of TDR00 becomes valid during the next count period.









Figure 6-44. Example of Basic Timing of Operation as Frequency Divider (MD000 = 1)



#### Figure 6-45. Example of Set Contents of Registers During Operation as Frequency Divider

	Software Operation	Hardware Status
TAUS default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN bit of the PER2 register to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets the TPS0 register. Determines clock frequencies of CK00 and CK01.	
Channel default setting	Sets the TMR00 register (determines operation mode of channel). Sets interval (period) value to the TDR00 register.	Channel stops operating. (Clock is supplied and some power is consumed.)
	Clears the TOM00 bit of the TOM0 register to 0 (toggle mode). Clears the TOL00 bit to 0.	The TO00 pin goes into Hi-Z output state.
	Sets the TO00 bit and determines default level of the TO00 output.	The TO00 default setting level is output when the port mode register is in output mode and the port register is 0.
		The TO00 pin outputs the TO00 set level.
Operation start	Sets the TOE00 to 1 (only when operation is resumed). Sets the TS00 bit to 1. The TS00 bit automatically returns to 0 because it is a trigger bit.	TE00 = 1, and count operation starts. Value of TDR00 is loaded to TCR00 at the count clock input. INTTM00 is generated and TO00 performs toggle operation if the MD000 bit of the TMR00 register is 1.
During operation	Set value of the TDR00 register can be changed. The TCR00 register can always be read. The TSR00 register is not used. Set values of TO0 and TOE0 registers can be changed. Set values of TMR00, TOM0, and TOL0 registers cannot be changed.	Counter (TCR00) counts down. When count value reaches 0000H, the value of TDR00 is loaded to TCR00 again, and the count operation is continued. By detecting TCR00 = 0000H, INTTM00 is generated and TO00 performs toggle operation. After that, the above operation is repeated.
Operation stop	The TT00 bit automatically returns to 0 because it is a trigger bit.	TE00 = 0, and count operation stops. TCR00 holds count value and stops. The TO00 output is not initialized but holds current status The TO00 pin outputs the TO00 set level.
TAUS stop	To hold the TO00 pin output level Clears TO00 bit to 0 after the value to	The TO00 pin output level is held by port function.
	Switches the port mode register to input mode.	The TO00 pin output level goes into Hi-Z output state.
	The TAU0EN bit of the PER2 register is cleared to 0.	<ul> <li>Power-off status</li> <li>All circuits are initialized and SFR of each channel is also initialized.</li> <li>(The TO00 bit is cleared to 0 and the TO00 pin is set to port mode).</li> </ul>

Operation is resumed.

# Figure 6-46. Operation Procedure When Frequency Divider Function Is Used

#### 6.7.4 Operation as input pulse interval measurement

The count value can be captured at the TIOn valid edge and the interval of the pulse input to TIOn can be measured. The pulse interval can be calculated by the following expression.

TIOn input pulse interval = Period of count clock × ((10000H × TSR0n: OVF) + (Capture value of TDR0n + 1))

# Caution The TI0n pin input is sampled using the operating clock selected with the CKS0n bit of the TMR0n register, so an error equivalent to one operation clock occurs.

TCR0n operates as an up counter in the capture mode.

When the channel start trigger (TS0n) is set to 1, TCR0n counts up from 0000H in synchronization with the count clock.

When the TI0n pin input valid edge is detected, the count value is transferred (captured) to TDR0n and, at the same time, the counter (TCR0n) is cleared to 0000H, and the INTTM0n is output. If the counter overflows at this time, the OVF bit of the TSR0n register is set to 1. If the counter does not overflow, the OVF bit is cleared. After that, the above operation is repeated.


As soon as the count value has been captured to the TDR0n register, the OVF bit of the TSR0n register is updated depending on whether the counter overflows during the measurement period. Therefore, the overflow status of the captured value can be checked.

If the counter reaches a full count for two or more periods, it is judged to be an overflow occurrence, and the OVF bit of the TSR0n register is set to 1. However, a normal interval value cannot be measured for the OVF bit, if two or more overflows occur.

Set STS0n2 to STS0n0 of the TMR0n register to 001B to use the valid edges of TI0n as a start trigger and a capture trigger.

When TEOn = 1, instead of the TIOn pin input, a software operation (TSOn = 1) can be used as a capture trigger.





Remark n = 0 to 7






Figure 6-48. Example of Basic Timing of Operation as Input Pulse Interval Measurement (MD0n0 = 0)





#### Figure 6-49. Example of Set Contents of Registers to Measure Input Pulse Interval

	Software Operation	Hardware Status
TAUS default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN bit of the PER2 register to 1.	<ul> <li>Power-on status. Each channel stops operating.</li> <li>(Clock supply is started and writing to each register is enabled.)</li> </ul>
	Sets the TPS0 register. Determines clock frequencies of CK00 and CK01.	
Channel default setting	Sets the TMR0n register (determines operation mode of channel).	Channel stops operating. (Clock is supplied and some power is consumed.)
Operation start	Sets TS0n bit to 1 The TS0n bit automatically returns to 0 because it is a trigger bit.	<ul> <li>TE0n = 1, and count operation starts.</li> <li>TCR0n is cleared to 0000H at the count clock input.</li> <li>When the MD0n0 bit of the TMR0n register is 1,</li> <li>INTTM0n is generated.</li> </ul>
During operation	Set values of only the CIS0n1 and CIS0n0 bits of the TMR0n register can be changed. The TDR0n register can always be read. The TCR0n register can always be read. The TSR0n register can always be read. Set values of TOM0, TOL0, TO0, and TOE0 registers cannot be changed.	Counter (TCR0n) counts up from 0000H. When the TIOn pin input valid edge is detected, the count value is transferred (captured) to TDR0n. At the same time, TCR0n is cleared to 0000H, and the INTTM0n signal is generated. If an overflow occurs at this time, the OVF bit of the TSR0n register is set; if an overflow does not occur, the OVF bit is cleared. After that, the above operation is repeated.
Operation stop	The TT0n bit is set to 1 The TT0n bit automatically returns to 0 because it is a trigger bit.	<ul> <li>TE0n = 0, and count operation stops.</li> <li>TCR0n holds count value and stops.</li> <li>The OVF bit of the TSR0n register is also held.</li> </ul>
TAUS stop	The TAU0EN bit of the PER2 register is cleared to 0. —	Power-off status All circuits are initialized and SFR of each channel is also initialized.

## Figure 6-50. Operation Procedure When Input Pulse Interval Measurement Function Is Used

**Remark** n = 0 to 7

Operation is resumed.

#### 6.7.5 Operation as input signal high-/low-level width measurement

By starting counting at one edge of TIOn and capturing the number of counts at another edge, the signal width (high-level width/low-level width) of TIOn can be measured. The signal width of TIOn can be calculated by the following expression.

Signal width of TIOn input = Period of count clock × ((10000H × TSR0n: OVF) + (Capture value of TDR0n + 1))

# Caution The TI0n pin input is sampled using the operating clock selected with the CKS0n bit of the TMR0n register, so an error equivalent to one operation clock occurs.

TCR0n operates as an up counter in the capture & one-count mode.

When the channel start trigger (TS0n) is set to 1, TE0n is set to 1 and the TI0n pin start edge detection wait status is set.

When the TIOn start valid edge (rising edge of TIOn when the high-level width is to be measured) is detected, the counter counts up in synchronization with the count clock. When the valid capture edge (falling edge of TIOn when the high-level width is to be measured) is detected later, the count value is transferred to TDROn and, at the same time, INTTMOn is output. If the counter overflows at this time, the OVF bit of the TSROn register is set to 1. If the counter does not overflow, the OVF bit is cleared. TCROn stops at the value "value transferred to TDROn + 1", and the TIOn pin start edge detection wait status is set. After that, the above operation is repeated.


As soon as the count value has been captured to the TDR0n register, the OVF bit of the TSR0n register is updated depending on whether the counter overflows during the measurement period. Therefore, the overflow status of the captured value can be checked.

If the counter reaches a full count for two or more periods, it is judged to be an overflow occurrence, and the OVF bit of the TSR0n register is set to 1. However, a normal interval value cannot be measured for the OVF bit, if two or more overflows occur.

Whether the high-level width or low-level width of the TI0n pin is to be measured can be selected by using the CIS0n1 and CIS0n0 bits of the TMR0n register.

Because this function is used to measure the signal width of the TI0n pin input, TS0n cannot be set to 1 while TE0n is 1.

CIS0n1, CIS0n0 of TMR0n = 10B: Low-level width is measured. CIS0n1, CIS0n0 of TMR0n = 11B: High-level width is measured.



#### Figure 6-51. Block Diagram of Operation as Input Signal High-/Low-Level Width Measurement

Remark n = 0 to 7





Figure 6-52. Example of Basic Timing of Operation as Input Signal High-/Low-Level Width Measurement

**Remark** n = 0 to 7



#### Figure 6-53. Example of Set Contents of Registers to Measure Input Signal High-/Low-Level Width

	Software Operation	Hardware Status
TAUS default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN bit of the PER2 register to 1.	<ul> <li>Power-on status. Each channel stops operating.</li> <li>(Clock supply is started and writing to each register is enabled.)</li> </ul>
	Sets the TPS0 register. Determines clock frequencies of CK00 and CK01.	
Channel default setting	Sets the TMR0n register (determines operation mode of channel). Clears TOE0n to 0 and stops operation of TO0n.	Channel stops operating. (Clock is supplied and some power is consumed.)
Operation start	Sets the TS0n bit to 1. The TS0n bit automatically returns to 0 because it is a trigger bit.	TE0n = 1, and the TI0n pin start edge detection wait status is set.
	Detects TI0n pin input count start valid edge.	Clears TCR0n to 0000H and starts counting up.
During operation	Set value of the TDR0n register can be changed. The TCR0n register can always be read. The TSR0n register is not used. Set values of TMR0n, TOM0, TOL0, TO0, and TOE0 registers cannot be changed.	<ul> <li>When the TI0n pin start edge is detected, the counter (TCR0n) counts up from 0000H. If a capture edge of the TI0n pin is detected, the count value is transferred to TDR0n and INTTM0n is generated.</li> <li>If an overflow occurs at this time, the OVF bit of the TSR0n register is set; if an overflow does not occur, the OVF bit is cleared. TCR0n stops the count operation unt the next TI0n pin start edge is detected.</li> </ul>
Operation stop	The TT0n bit is set to 1. TT0n bit automatically returns to 0 because it is a trigger bit.	<ul> <li>TE0n = 0, and count operation stops.</li> <li>TCR0n holds count value and stops.</li> <li>The OVF bit of the TSR0n register is also held.</li> </ul>
TAUS stop	The TAU0EN bit of PER2 register is cleared to 0.	Power-off status All circuits are initialized and SFR of each channel is also initialized.

# Figure 6-54. Operation Procedure When Input Signal High-/Low-Level Width Measurement Function Is Used

**Remark** n = 0 to 7

Operation is resumed.

## 6.8 Operation of Plural Channels of Timer Array Unit TAUS

#### 6.8.1 Operation as PWM function

Two channels can be used as a set to generate a pulse of any period and duty factor. The period and duty factor of the output pulse can be calculated by the following expressions.

Pulse period = {Set value of TDR0n (master) + 1} × Count clock periodDuty factor [%] = {Set value of TDR0m (slave)}/{Set value of TDR0n (master) + 1} × 1000% output:Set value of TDR0m (slave) = 0000H100% output:Set value of TDR0m (slave)  $\geq$  {Set value of TDR0n (master) + 1}

**Remark** The duty factor exceeds 100% if the set value of TDR0m (slave) > (set value of TDR0n (master) + 1), it summarizes to 100% output.

The master channel operates in the interval timer mode and counts the periods. When the channel start trigger (TS0n) is set to 1, INTTM0n is output. TCR0n counts down starting from the loaded value of TDR0n, in synchronization with the count clock. When TCR0n = 0000H, INTTM0n is output. TCR0n loads the value of TDR0n again. After that, it continues the similar operation.

TCR0m of a slave channel operates in one-count mode, counts the duty factor, and outputs a PWM waveform from the TO0m pin. TCR0m of the slave channel loads the value of TDR0m, using INTTM0n of the master channel as a start trigger, and stops counting until the next start trigger (INTTM0n of the master channel) is input.

The output level of TO0m becomes active one count clock after generation of INTTM0n from the master channel, and inactive when TCR0m = 0000H.

Caution To rewrite both TDR0n of the master channel and TDR0m of the slave channel, a write access is necessary two times. The timing at which the values of TDR0n and TDR0m are loaded to TCR0n and TRC0m is upon occurrence of INTTM0n of the master channel. Thus, when rewriting is performed split before and after occurrence of INTTM0n of the master channel, the TO0m pin cannot output the expected waveform. To rewrite both TDR0n of the master and TDR0m of the slave, therefore, be sure to rewrite both the registers immediately after INTTM0n is generated from the master channel.

**Remark** n = 0, 2, 4, 6 m = n + 1




Figure 6-55. Block Diagram of Operation as PWM Function

```
Remark n = 0, 2, 4, 6
```

m = n + 1






Figure 6-56. Example of Basic Timing of Operation as PWM Function

**Remark** n = 0, 2, 4, 6m = n + 1



## Figure 6-57. Example of Set Contents of Registers When PWM Function (Master Channel) Is Used

**Remark** n = 0, 2, 4, 6



## Figure 6-58. Example of Set Contents of Registers When PWM Function (Slave Channel) Is Used

	Software Operation	Hardware Status
TAUS default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN bit of the PER2 register to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets the TPS0 register. Determines clock frequencies of CK00 and CK01.	
Channel default setting	Sets the TMR0n and TMR0m registers of two channels to be used (determines operation mode of channels). An interval (period) value is set to the TDR0n register of the master channel, and a duty factor is set to the TDR0m register of the slave channel.	Channel stops operating. (Clock is supplied and some power is consumed.)
	Sets slave channel. The TOM0m bit of the TOM0 register is set to 1 (combination-operation mode). Sets the TOL0m bit. Sets the TO0m bit and determines default level of the TO0m output.	The TO0m pin goes into Hi-Z output state. The TO0m default setting level is output when the port
		mode register is in output mode and the port register is 0.
		TO0m does not change because channel stops operating. The TO0m pin outputs the TO0m set level.

# Figure 6-59. Operation Procedure When PWM Function Is Used (1/2)

**Remark** n = 0, 2, 4, 6

m = n + 1

	Software Operation	Hardware Status
Operation start	Sets TOE0m (slave) to 1 (only when operation is resumed). The TS0n (master) and TS0m (slave) bits of the TS0 register are set to 1 at the same time. The TS0n and TS0m bits automatically return to 0 because they are trigger bits.	TE0n = 1, TE0m = 1 When the master channel starts counting, INTTM0n is generated. Triggered by this interrupt, the slave channel also starts counting.
During operation	Set values of the TMR0n and TMR0m registers cannot be changed. Set values of the TDR0n and TDR0m registers can be changed after INTTM0n of the master channel is generated. The TCR0n and TCR0m registers can always be read. The TSR0n and TSR0m registers are not used. Set values of the TOL0, TO0, and TOE0 registers cannot be changed.	The counter of the master channel loads the TDR0n value to TCR0n, and counts down. When the count value reaches TCR0n = 0000H, INTTM0n output is generated. At the same time, the value of the TDR0n register is loaded to TCR0n, and the counter starts counting down again. At the slave channel, the value of TDR0m is loaded to TCR0m, triggered by INTTM0n of the master channel, and the counter starts counting down. The output level of TO0m becomes active one count clock after generation of the INTTM0n output from the master channel. It becomes inactive when TCR0m = 0000H, and the counting operation is stopped. After that, the above operation is repeated.
Operation stop	The TT0n (master) and TT0m (slave) bits are set to 1 at the same time. The TT0n and TT0m bits automatically return to 0 because they are trigger bits.	TE0n, TE0m = 0, and count operation stops. TCR0n and TCR0m hold count value and stops. The TO0m output is not initialized but holds current status.
	TOE0m of slave channel is cleared to 0 and value is set to the TO0m bit.	The TO0m pin outputs the TO0m set level.
TAUS stop	be held is set to the port register. When holding the TO0m pin output levels is not necessary	The TO0m pin output levels is held by port function. The TO0m pin output levels go are into Hi-Z output state.
	•	Power-off status All circuits are initialized and SFR of each channel is also initialized. (The TO0m bit is cleared to 0 and the TO0m pin is set to port mode.)

# Figure 6-59. Operation Procedure When PWM Function Is Used (2/2)

**Remark** n = 0, 2, 4, 6 m = n + 1

#### 6.8.2 Operation as one-shot pulse output function

By using two channels as a set, a one-shot pulse having any delay pulse width can be generated from the signal input to the TIOn pin.

The delay time and pulse width can be calculated by the following expressions.

Delay time = {Set value of TDR0n (master) + 2}  $\times$  Count clock period Pulse width = {Set value of TDR0m (slave)}  $\times$  Count clock period


The Master channel operates in the one-count mode and counts the delays. TCR0n of the master channel starts operating upon start trigger detection and TCR0n loads the value of TDR0n. TCR0n counts down from the value of TDR0n it has loaded, in synchronization with the count clock. When TCR0n = 0000H, it outputs INTTM0n and stops counting until the next start trigger is detected.

The slave channel operates in the one-count mode and counts the pulse width. TCR0m of the slave channel starts operation using INTTM0n of the master channel as a start trigger, and loads the TDR0m value. TCR0m counts down from the value of TDR0m it has loaded, in synchronization with the count value. When TCR0m = 0000H, it outputs INTTM0m and stops counting until the next start trigger (INTTM0n of the master channel) is detected. The output level of TO0m becomes active one count clock after generation of INTTM0n from the master channel, and inactive when TCR0m = 0000H.

Instead of using the TI0n pin input, a one-shot pulse can also be output using the software operation (TS0n = 1) as a start trigger.

Caution The timing of loading of TDR0n of the master channel is different from that of TDR0m of the slave channel. If TDR0n and TDR0m are rewritten during operation, therefore, an illegal waveform is output. Be sure to rewrite TDR0n and TDR0m after INTTM0n of the channel to be rewritten is generated.

**Remark** n = 0, 2, 4, 6 m = n + 1



## Figure 6-60. Block Diagram of Operation as One-Shot Pulse Output Function







Figure 6-61. Example of Basic Timing of Operation as One-Shot Pulse Output Function

**Remark** n = 0, 2, 4, 6m = n + 1







# Figure 6-63. Example of Set Contents of Registers When One-Shot Pulse Output Function Is Used (Slave Channel)

	Software Operation	Hardware Status
TAUS default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN bit of the PER2 register to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets the TPS0 register. Determines clock frequencies of CK00 and CK01.	
Channel default setting	Sets the TMR0n and TMR0m registers of two channels to be used (determines operation mode of channels). An output delay is set to the TDR0n register of the master channel, and a pulse width is set to the TDR0m register of the slave channel.	Channel stops operating. (Clock is supplied and some power is consumed.)
	Sets slave channel. The TOM0m bit of the TOM0 register is set to 1 (combination-operation mode). Sets the TOL0m bit. Sets the TO0m bit and determines default level of the TO0m output.	The TO0m pin goes into Hi-Z output state. The TO0m default setting level is output when the port
		mode register is in output mode and the port register is 0.
	•	TO0m does not change because channel stops operating. The TO0m pin outputs the TO0m set level.

# Figure 6-64. Operation Procedure of One-Shot Pulse Output Function (1/2)

# **Remark** n = 0, 2, 4, 6

m = n + 1

	Software Operation	Hardware Status
Operation start	Sets TOE0m (slave) to 1 (only when operation is resumed). The TS0n (master) and TS0m (slave) bits of the TS0 register are set to 1 at the same time. The TS0n and TS0m bits automatically return to 0 because they are trigger bits. Detects the TI0n pin input valid edge of master channel.	TE0n and TE0m are set to 1 and the master channel enters the TI0n input edge detection wait status. Counter stops operating. Master channel starts counting.
During operation	Set values of only the CIS0n1 and CIS0n0 bits of the TMR0n register can be changed. Set values of the TMR0m, TDR0n, TDR0m, and TOM0 registers cannot be changed. The TCR0n and TCR0m registers can always be read. The TSR0n and TSR0m registers are not used. Set values of the TOL0, TO0, and TOE0 registers can be changed.	Master channel loads the value of TDR0n to TCR0n when the TI0n pin valid input edge is detected, and the counter starts counting down. When the count value reaches TCR0n = 0000H, the INTTM0n output is generated, and the counter stops until the next valid edge is input to the TI0n pin. The slave channel, triggered by INTTM0n of the master channel, loads the value of TDR0m to TCR0m, and the counter starts counting down. The output level of TO0m becomes active one count clock after generation of INTTM0n from the master channel. It becomes inactive when TCR0m = 0000H, and the counting operation is stopped. After that, the above operation is repeated.
Operation stop	The TT0n and TT0m bits automatically return to 0 because they are trigger bits. TOE0m of slave channel is cleared to 0 and value is set	<ul> <li>TE0n, TE0m = 0, and count operation stops.</li> <li>TCR0n and TCR0m hold count value and stops.</li> <li>The TO0m output is not initialized but holds current status.</li> <li>The TO0m pin outputs the TO0m set level.</li> </ul>
TAUS stop	be held is set to the port register. When holding the TO0m pin output levels is not necessary Switches the port mode register to input mode.	The TO0m pin output levels is held by port function. The TO0m pin output levels go are into Hi-Z output state. Power-off status
		All circuits are initialized and SFR of each channel is also initialized. (The TO0m bit is cleared to 0 and the TO0m pin is set to port mode.)

## Figure 6-64. Operation Procedure of One-Shot Pulse Output Function (2/2)

**Remark** n = 0, 2, 4, 6

m = n + 1

#### 6.8.3 Operation as multiple PWM output function

By extending the PWM function and using two or more slave channels, many PWM output signals can be produced. For example, when using two slave channels, the period and duty factor of an output pulse can be calculated by the following expressions.

Pulse period = {Set value of TDR0n (master) + 1} × Count clock period Duty factor 1 [%] = {Set value of TDR0p (slave 1)}/{Set value of TDR0n (master) + 1} × 100 Duty factor 2 [%] = {Set value of TDR0q (slave 2)}/{Set value of TDR0n (master) + 1} × 100

**Remark** Although the duty factor exceeds 100% if the set value of TDR0p (slave 1) > {set value of TDR0n (master) + 1} or if the {set value of TDR0q (slave 2)} > {set value of TDR0n (master) + 1}, it is summarized into 100% output.

TCR0n of the master channel operates in the interval timer mode and counts the periods.

TCR0p of the slave channel 1 operates in one-count mode, counts the duty factor, and outputs a PWM waveform from the TO0p pin. TCR0p loads the value of TDR0p to TCR0p, using INTTM0n of the master channel as a start trigger, and start counting down. When TCR0p = 0000H, TCR0p outputs INTTM0p and stops counting until the next start trigger (INTTM0n of the master channel) has been input. The output level of TO0p becomes active one count clock after generation of INTTM0n from the master channel, and inactive when TCR0p = 0000H.

In the same way as TCR0p of the slave channel 1, TCR0q of the slave channel 2 operates in one-count mode, counts the duty factor, and outputs a PWM waveform from the TO0q pin. TCR0q loads the value of TDR0q to TCR0q, using INTTM0n of the master channel as a start trigger, and starts counting down. When TCR0q = 0000H, TCR0q outputs INTTM0q and stops counting until the next start trigger (INTTM0n of the master channel) has been input. The output level of TO0q becomes active one count clock after generation of INTTM0n from the master channel, and inactive when TCR0q = 0000H.

When channel 0 is used as the master channel as above, up to seven types of PWM signals can be output at the same time.

Caution To rewrite both TDR0n of the master channel and TDR0p of the slave channel 1, write access is necessary at least twice. Since the values of TDR0n and TDR0p are loaded to TCR0n and TCR0p after INTTM0n is generated from the master channel, if rewriting is performed separately before and after generation of INTTM0n from the master channel, the TO0p pin cannot output the expected waveform. To rewrite both TDR0n of the master and TDR0p of the slave, be sure to rewrite both the registers immediately after INTTM0n is generated from the master channel (This applies also to TDR0q of the slave channel 2).

**Remark** n = 0, 2, 4

n < p < q ≤ 7

Where p and q are consecutive integers following n (p = n + 1, q = n + 2)




Figure 6-65. Block Diagram of Operation as Multiple PWM Output Function (output two types of PWMs)

**Remarks 1.** n = 0, 2, 4 **2.** p = n + 1 q = n + 2






Figure 6-66. Example of Basic Timing of Operation as Multiple PWM Output Function (output two types of PWMs)


**Remarks 1.** n = 0, 2, 4 **2.** p = n + 1 q = n + 2



## Figure 6-67. Example of Set Contents of Registers When Multiple PWM Output Function (Master Channel) Is Used

**Remark** n = 0, 2, 4






## Bit q Bit p



0: Positive logic output (active-high) 1: Inverted output (active-low)

#### (e) Timer output mode register 0 (TOM0)



1: Sets the combination-operation mode.

**Remark** n = 0, 2, 4; p = n+1; q = n+2

	Software Operation	Hardware Status
TAUS default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN bit of the PER2 register to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets the TPS0 register. Determines clock frequencies of CK00 and CK01.	
Channel	Sets the TMR0n, TMR0p, and TMR0q registers of each	Channel stops operating.
default setting	channel to be used (determines operation mode of channels). An interval (period) value is set to the TDR0n register of the master channel, and a duty factor is set to the TDR0p and TDR0q registers of the slave channel.	(Clock is supplied and some power is consumed.)
	Sets slave channel. The TOM0p and TOM0q bits of the TOM0 register are set to 1 (combination-operation mode). Clears the TOL0p and TOL0q bits to 0. Sets the TO0p and TO0q bits and determines default level of the TO0p and TO0q outputs.	The TO0p and TO0q pins go into Hi-Z output state. The TO0p and TO0q default setting levels are output when the port mode register is in output mode and the port
	Sets TOE0p or TOE0q to 1 and enables operation of TO0p and TO0q.	register is 0. TO0p or TO0q does not change because channel stops
	Clears the port register and port mode register to 0.	operating. The TO0p and TO0q pins output the TO0p and TO0q set levels.

## Figure 6-69. Operation Procedure When Multiple PWM Output Function Is Used (1/2)

**Remarks 1.** n = 0, 2, 4

**2.** p = n + 1; q = n + 2

	Software Operation	Hardware Status
Operation start	Sets TOE0p and TOE0q (slave) to 1 (only when operation is resumed). The TS0n bit (master), and TS0p and TS0q (slave) bits of the TS0 register are set to 1 at the same time. The TS0n, TS0p, and TS0q bits automatically return to 0 because they are trigger bits.	TE0n = 1, TE0p, TE0q = 1 When the master channel starts counting, INTTM0n is generated. Triggered by this interrupt, the slave channel also starts counting.
During operation	Set values of the TMR0n, TMR0p, TMR0q, TOM0, and TOE0 registers cannot be changed. Set values of the TDR0n, TDR0p, and TDR0q registers can be changed after INTTM0n of the master channel is generated. The TCR0n, TCR0p, and TCR0q registers can always be read. The TSR0n, TSR0p, and TSR0q registers are not used. Set values of the TOM0, TOL0, TO0, and TOE0 registers can be changed.	The counter of the master channel loads the TDR0n value to TCR0n and counts down. When the count value reaches TCR0n = 0000H, INTTM0n output is generated. At the same time, the value of the TDR0n register is load to TCR0n, and the counter starts counting down again. At the slave channel 1, the values of TDR0p are transferr to TCR0p, triggered by INTTM0n of the master channel, and the counter starts counting down. The output levels TO0p become active one count clock after generation of the INTTM0n output from the master channel. It become inactive when TCR0p = 0000H, and the counting operation is stopped. At the slave channel 2, the values of TDR0q are transferr to TDR0q, triggered by INTTM0n of the master channel, and the counter starts counting down. The output levels TO0q become active one count clock after generation of the INTTM0n output from the master channel. It become inactive when TCR0p = 0000H, and the counting operation is stopped. At the slave channel 2, the values of TDR0q are transferr to TDR0q, triggered by INTTM0n of the master channel, and the counter starts counting down. The output levels TO0q become active one count clock after generation of the INTTM0n output from the master channel. It become inactive when TCR0q = 0000H, and the counting operation is stopped. After that, the above operation is repeated.
Operation stop	The TT0n bit (master), TT0p, and TT0q (slave) bits are set to 1 at the same time. The TT0n, TT0p, and TT0q bits automatically return to 0 because they are trigger bits.	TE0n, TE0p, TE0q = 0, and count operation stops. TCR0n, TCR0p, and TCR0q hold count value and stop The TO0p and TO0q output is not initialized but holds current status.
	TOE0p or TOE0q of slave channel is cleared to 0 and value is set to the TO0p and TO0q bits.	The TO0p and TO0q pins output the TO0p and TO0q se levels.
TAUS stop	When holding the TO0p and TO0q pin output levels is not necessary	The TO0p and TO0q pin output levels are held by port function. The TO0p and TO0q pin output levels go into Hi-Z outpu state.
	The TAU0EN bit of the PER2 register is cleared to 0.	Power-off status All circuits are initialized and SFR of each channel is also initialized. (The TO0p and TO0q bits are cleared to 0 and the TO0p and TO0q pins are set to port mode.)

=:			
Figure 6-69.	Operation Procedure W	hen Multiple PWM Outpu	it Function is Used (2/2)
1 19410 0 00.	operation recordance m		

**Remarks 1.** n = 0, 2, 4

Operation is resumed.

## CHAPTER 7 REAL-TIME COUNTER

## 7.1 Functions of Real-Time Counter

The real-time counter has the following features.


- Having counters of year, month, week, day, hour, minute, and second, and can count up to 99 years.
- Constant-period interrupt function (period: 1 month to 0.5 seconds)
- Alarm interrupt function (alarm: week, hour, minute)
- Interval interrupt function
- Pin output function of 1 Hz
- Pin output function of 512 Hz or 16.384 kHz or 32.768 kHz

## 7.2 Configuration of Real-Time Counter

The real-time counter includes the following hardware.

Item	Configuration
Control registers	Peripheral enable register 0 (PER0)
	Real-time counter control register 0 (RTCC0)
	Real-time counter control register 1 (RTCC1)
	Real-time counter control register 2 (RTCC2)
	Sub-count register (RSUBC)
	Second count register (SEC)
	Minute count register (MIN)
	Hour count register (HOUR)
	Day count register (DAY)
	Week count register (WEEK)
	Month count register (MONTH)
	Year count register (YEAR)
	Watch error correction register (SUBCUD)
	Alarm minute register (ALARMWM)
	Alarm hour register (ALARMWH)
	Alarm week register (ALARMWW)

## Table 7-1. Configuration of Real-Time Counter



#### Figure 7-1. Block Diagram of Real-Time Counter

## 7.3 Registers Controlling Real-Time Counter

The real-time counter is controlled by the following 16 registers.

- Peripheral enable register 0 (PER0)
- Real-time counter control register 0 (RTCC0)
- Real-time counter control register 1 (RTCC1)
- Real-time counter control register 2 (RTCC2)
- Sub-count register (RSUBC)
- Second count register (SEC)
- Minute count register (MIN)
- Hour count register (HOUR)
- Day count register (DAY)
- Week count register (WEEK)
- Month count register (MONTH)
- Year count register (YEAR)
- Watch error correction register (SUBCUD)
- Alarm minute register (ALARMWM)
- Alarm hour register (ALARMWH)
- Alarm week register (ALARMWW)

## (1) Peripheral enable register 0 (PER0)

PER0 is used to enable or disable use of each peripheral hardware macro. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise. When the real-time counter is used, be sure to set bit 7 (RTCEN) of this register to 1. PER0 can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

#### Figure 7-2. Format of Peripheral Enable Register 0 (PER0)

Address: F00	F0H After re	set: 00H R/	W					
Symbol	<7>	6	<5>	<4>	3	<2>	1	0
PER0	RTCEN	0	ADCEN	IICAEN	0	SAU0EN	0	0

RTCEN	Control of real-time counter (RTC) input clock supply Note
0	<ul><li>Stops supply of input clock.</li><li>SFR used by the real-time counter (RTC) cannot be written.</li><li>The real-time counter (RTC) is in the reset status.</li></ul>
1	Supplies input clock. <ul> <li>SFR used by the real-time counter (RTC) can be read/written.</li> </ul>

- **Note** The input clock that can be controlled by RTCEN is used when the register that is used by the real-time counter (RTC) is accessed from the CPU. RTCEN cannot control supply of the operating clock (fsub) to RTC.
- Cautions 1. When using the real-time counter, first set RTCEN to 1, while oscillation of the subsystem clock (fsub) is stable. If RTCEN = 0, writing to a control register of the real-time counter is ignored, and, even if the register is read, only the default value is read.
  - 2. Clock supply to peripheral functions other than the real-time counter can be stopped in HALT mode when the subsystem clock is used, by setting RTCLPC of the operation speed mode control register (OSMC) to 1. In that case, set RTCEN to 1 and bits 0 to 6 of PER0 to 0. Furthermore, set bits 0 to 7 of the PER1 and PER2 registers also to 0.
  - 3. Be sure to clear bits 0, 1, 3, and 6 (44-pin products: bits 0, 1, 3, 4, and 6) of the PER0 register to 0.

#### (2) Real-time counter control register 0 (RTCC0)

The RTCC0 register is an 8-bit register that is used to start or stop the real-time counter operation, control the RTCCL and RTC1HZ pins, and set a 12- or 24-hour system and the constant-period interrupt function. RTCC0 can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

## Figure 7-3. Format of Real-Time Counter Control Register 0 (RTCC0)

Address: FFF	9DH After re	eset: 00H	R/W					
Symbol	<7>	6	<5>	<4>	3	2	1	0
RTCC0	RTCE	0	RCLOE1	RCLOE0	AMPM	CT2	CT1	CT0

RTCE	Real-time counter operation control
0	Stops counter operation.
1	Starts counter operation.

RCLOE1	RTC1HZ pin output control	
0	Disables output of RTC1HZ pin (1 Hz).	
1	Enables output of RTC1HZ pin (1 Hz).	

RCLOE0 ^{Note}	RTCCL pin output control
0	Disables output of RTCCL pin (32.768 kHz).
1	Enables output of RTCCL pin (32.768 kHz).

AMPM	Selection of 12-/24-hour system	
0	12-hour system (a.m. and p.m. are displayed.)	
1	24-hour system	
<ul> <li>To change the value of AMPM, set RWAIT (bit 0 of RTCC1) to 1, and re-set the hour count register (HOUR).</li> <li>Table 7-2 shows the displayed time digits that are displayed.</li> </ul>		

CT2	CT1	CT0	Constant-period interrupt (INTRTC) selection				
0	0	0	Does not use constant-period interrupt function.				
0	0	1	Once per 0.5 s (synchronized with second count up)				
0	1	0	Once per 1 s (same time as second count up)				
0	1	1	Once per 1 m (second 00 of every minute)				
1	0	0	Once per 1 hour (minute 00 and second 00 of every hour)				
1	0	1	Once per 1 day (hour 00, minute 00, and second 00 of every day)				
1	1	×	Once per 1 month (Day 1, hour 00 a.m., minute 00, and second 00 of every month)				
After changin	After changing the values of CT2 to CT0, clear the interrupt request flag.						

Note RCLOE0 and RCLOE2 must not be enabled at the same time.

# Caution If RCLOE0 and RCLOE1 are changed when RTCE = 1, the last waveform of the 32.768 kHz and 1 Hz output signals may become short.

Remark ×: don't care

## (3) Real-time counter control register 1 (RTCC1)

The RTCC1 register is an 8-bit register that is used to control the alarm interrupt function and the wait time of the counter.

RTCC1 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

## Figure 7-4. Format of Real-Time Counter Control Register 1 (RTCC1) (1/2)

#### Address: FFF9EH After reset: 00H R/W

Symbol	<7>	<6>	5	<4>	<3>	2	<1>	<0>
RTCC1	WALE	WALIE	0	WAFG	RIFG	0	RWST	RWAIT

WALE	Alarm operation control					
0	Match operation is invalid.					
1	Match operation is valid.					
To set the reg	To set the registers of alarm (WALIE flag of RTCC1, ALARMWM register, ALARMWH register, and ALARMWW					

register), disable WALE (clear it to "0").

WALIE	Control of alarm interrupt (INTRTC) function operation			
0	Does not generate interrupt on matching of alarm.			
1	Generates interrupt on matching of alarm.			

WAFG	Alarm detection status flag					
0	Alarm mismatch					
1	Detection of matching of alarm					
This is a status flag that indicates detection of matching with the alarm. It is valid only when WALE = 1 and is set to "1" one clock (32.768 kHz) after matching of the alarm is detected. This flag is cleared when "0" is written to it.						

Writing "1" to it is invalid.

#### Figure 7-4. Format of Real-Time Counter Control Register 1 (RTCC1) (2/2)

RIFG	Constant-period interrupt status flag					
0	Constant-period interrupt is not generated.					
1	Constant-period interrupt is generated.					
This flag indicates the status of generation of the constant-period interrupt. When the constant-period interrupt is generated, it is set to "1".						

This flag is cleared when "0" is written to it. Writing "1" to it is invalid.

RWST	Wait status flag of real-time counter				
0	Counter is operating.				
1	Node to read or write counter value				
This status flag indicates whether the setting of RWAIT is valid.					
Before reading or writing the counter value, confirm that the value of this flag is 1.					

RWAIT	Wait control of real-time counter						
0	ets counter operation.						
1	Stops SEC to YEAR counters. Mode to read or write counter value						
This bit contro	This bit controls the operation of the counter.						
Be sure to wr	Be sure to write "1" to it to read or write the counter value.						
Because RSL	RSUBC continues operation, complete reading or writing of it in 1 second, and clear this bit back to 0.						
When RWAIT	When RWAIT = 1, it takes up to 1 clock (32.768 kHz) until the counter value can be read or written.						

If RSUBC overflows when RWAIT = 1, it counts up after RWAIT = 0. If the second count register is written,

however, it does not count up because RSUBC is cleared.

- Caution If writing is performed to the RTCC1 register with a 1-bit manipulation instruction, the RIFG flag and WAFG flag may be cleared. Therefore, to perform writing to the RTCC1 register, be sure to use an 8-bit manipulation instruction. To prevent the RIFG flag and WAFG flag from being cleared during writing, disable writing by setting 1 to the corresponding bit. If the RIFG flag and WAFG flag are not used and the value may be changed, the RTCC1 register may be written by using a 1-bit manipulation instruction.
- **Remark** Fixed-cycle interrupts and alarm match interrupts use the same interrupt source (INTRTC). When using these two types of interrupts at the same time, which interrupt occurred can be judged by checking the fixed-cycle interrupt status flag (RIFG) and the alarm detection status flag (WAFG) upon INTRTC occurrence.

## (4) Real-time counter control register 2 (RTCC2)

The RTCC2 register is an 8-bit register that is used to control the interval interrupt function and the RTCDIV pin.

RTCC2 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

### Figure 7-5. Format of Real-Time Counter Control Register 2 (RTCC2)

Address: FFF9FH After reset: 00H R/W

Symbol	<7>	<6>	<5>	4	3	2	1	0
RTCC2	RINTE	RCLOE2	RCKDIV	0	0	ICT2	ICT1	ICT0

RINTE	ICT2	ICT1	ICT0	Interval interrupt (INTRTCI) selection
0	×	×	×	Interval interrupt is not generated.
1	0	0	0	2 [°] /fx⊤ (1.953125 ms)
1	0	0	1	2 ⁷ /fx⊤ (3.90625 ms)
1	0	1	0	2 ⁸ /fxт (7.8125 ms)
1	0	1	1	2 ⁹ /fx⊤ (15.625 ms)
1	1	0	0	2 ¹⁰ /fxt (31.25 ms)
1	1	0	1	2 ¹¹ /fxt (62.5 ms)
1	1	1	×	2 ¹² /fxT (125 ms)

RCLOE2 ^{Note}	RTCDIV pin output control
0	Output of RTCDIV pin is disabled.
1	Output of RTCDIV pin is enabled.

RCKDIV	Selection of RTCDIV pin output frequency			
0	RTCDIV pin outputs 512 Hz. (1.95 ms)			
1	RTCDIV pin outputs 16.384 kHz. (0.061 ms)			

Notes RCLOE0 and RCLOE2 must not be enabled at the same time.

Cautions 1. Change ICT2, ICT1, and ICT0 when RINTE = 0.

2. When the output from RTCDIV pin is stopped, the output continues after a maximum of two clocks of fxT and enters the low level. While 512 Hz is output, and when the output is stopped immediately after entering the high level, a pulse of at least one clock width of fxT may be generated.

## (5) Sub-count register (RSUBC)

The RSUBC register is a 16-bit register that counts the reference time of 1 second of the real-time counter. Normally, it takes a value of 0000H to 7FFFH and counts 1 second with a clock of 32.768 kHz. RSUBC can be set by a 16-bit memory manipulation instruction. Reset signal generation clears this register to 0000H.

Cautions 1. When a correction is made by using the SUBCUD register, the value may become 8000H or more.

- 2. This register is also cleared by reset effected by writing the second count register.
- 3. The value read from this register is not guaranteed if it is read during operation, because a value that is changing is read.

### Figure 7-6. Format of Sub-Count Register (RSUBC)

Address: FFF	90H After re	set: 0000H	R					
Symbol	7	6	5	4	3	2	1	0
RSUBC	SUBC7	SUBC6	SUBC5	SUBC4	SUBC3	SUBC2	SUBC1	SUBC0
Address: FFF	91H After re	eset: 0000H	R					
Symbol	7	6	5	4	3	2	1	0
RSUBC	SUBC15	SUBC14	SUBC13	SUBC12	SUBC11	SUBC10	SUBC9	SUBC8

### (6) Second count register (SEC)

The SEC register is an 8-bit register that takes a value of 0 to 59 (decimal) and indicates the count value of seconds.

It counts up when the sub-counter overflows.

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks (32.768 kHz) later. Set a decimal value of 00 to 59 to this register in BCD code.

SEC can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

#### Figure 7-7. Format of Second Count Register (SEC)

Address: FFF	92H After r	eset: 00H R/	W					
Symbol	7	6	5	4	3	2	1	0
SEC	0	SEC40	SEC20	SEC10	SEC8	SEC4	SEC2	SEC1

## (7) Minute count register (MIN)

The MIN register is an 8-bit register that takes a value of 0 to 59 (decimal) and indicates the count value of minutes.

It counts up when the second counter overflows.

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks (32.768 kHz) later. Set a decimal value of 00 to 59 to this register in BCD code.

MIN can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

#### Figure 7-8. Format of Minute Count Register (MIN)

#### Address: FFF93H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
MIN	0	MIN40	MIN20	MIN10	MIN8	MIN4	MIN2	MIN1

## (8) Hour count register (HOUR)

The HOUR register is an 8-bit register that takes a value of 00 to 23 or 01 to 12, 21 to 32 (decimal) and indicates the count value of hours.

It counts up when the minute counter overflows.

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks (32.768 kHz) later. Set a decimal value of 00 to 23, 01 to 12, or 21 to 32 to this register in BCD code.

HOUR can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 12H.

However, the value of this register is 00H if the AMPM bit (bit 3 of the RTCC0 register) is set to 1 after reset.

#### Figure 7-9. Format of Hour Count Register (HOUR)

Address: FFF	94H After re	eset: 12H	R/W					
Symbol	7	6	5	4	3	2	1	0
HOUR	0	0	HOUR20	HOUR10	HOUR8	HOUR4	HOUR2	HOUR1

## Caution Bit 5 (HOUR20) of HOUR indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour system is selected).

Table 7-2 shows the relationship between the setting value of the AMPM bit, the HOUR register value, and time.

(AMPM bit = 1)	12-Hour Display	(AMPM bit = 1)
HOUR Register	Time	HOUR Register
00H	0 a.m.	12H
01H	1 a.m.	01H
02H	2 a.m.	02H
03H	3 a.m.	03H
04H	4 a.m.	04H
05H	5 a.m.	05H
06H	6 a.m.	06H
07H	7 a.m.	07H
08H	8 a.m.	08H
09H	9 a.m.	09H
10H	10 a.m.	10H
11H	11 a.m.	11H
12H	0 p.m.	32H
13H	1 p.m.	21H
14H	2 p.m.	22H
15H	3 p.m.	23H
16H	4 p.m.	24H
17H	5 p.m.	25H
18H	6 p.m.	26H
19H	7 p.m.	27H
20H	8 p.m.	28H
21H	9 p.m.	29H
22H	10 p.m.	30H
23H	11 p.m.	31H
	HOUR Register         00H         01H         02H         03H         04H         05H         06H         07H         08H         09H         10H         13H         14H         15H         16H         17H         18H         19H         20H         21H         22H	HOUR Register         Time           00H         0 a.m.           01H         1 a.m.           02H         2 a.m.           03H         3 a.m.           04H         4 a.m.           05H         5 a.m.           06H         6 a.m.           07H         7 a.m.           08H         8 a.m.           09H         9 a.m.           10H         10 a.m.           11H         11 a.m.           12H         0 p.m.           13H         1 p.m.           14H         2 p.m.           15H         3 p.m.           16H         4 p.m.           17H         5 p.m.           18H         6 p.m.           19H         7 p.m.           20H         8 p.m.           21H         9 p.m.           22H         10 p.m.

Table 7-2. Displayed Time Digits

The HOUR register value is set to 12-hour display when the AMPM bit is "0" and to 24-hour display when the AMPM bit is "1".

In 12-hour display, the fifth bit of the HOUR register displays 0 for AM and 1 for PM.

## (9) Day count register (DAY)

The DAY register is an 8-bit register that takes a value of 1 to 31 (decimal) and indicates the count value of days.

It counts up when the hour counter overflows.

This counter counts as follows.


- 01 to 31 (January, March, May, July, August, October, December)
- 01 to 30 (April, June, September, November)
- 01 to 29 (February, leap year)
- 01 to 28 (February, normal year)

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks (32.768 kHz) later. Set a decimal value of 01 to 31 to this register in BCD code.

DAY can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 01H.

## Figure 7-10. Format of Day Count Register (DAY)



## (10) Week count register (WEEK)

The WEEK register is an 8-bit register that takes a value of 0 to 6 (decimal) and indicates the count value of weekdays.

It counts up in synchronization with the day counter.

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks (32.768 kHz) later. Set a decimal value of 00 to 06 to this register in BCD code.

WEEK can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

### Figure 7-11. Format of Week Count Register (WEEK)

Address: FFF	95H After re	eset: 00H R	W					
Symbol	7	6	5	4	3	2	1	0
WEEK	0	0	0	0	0	WEEK4	WEEK2	WEEK1

Caution The value corresponding to the month count register or the day count register is not stored in the week count register automatically. After reset release, set the week count register as follow.

Day	WEEK
Sunday	00H
Monday	01H
Tuesday	02H
Wednesday	03H
Thursday	04H
Friday	05H
Saturday	06H

## (11) Month count register (MONTH)

The MONTH register is an 8-bit register that takes a value of 1 to 12 (decimal) and indicates the count value of months.

It counts up when the day counter overflows.

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks (32.768 kHz) later. Set a decimal value of 01 to 12 to this register in BCD code.

MONTH can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 01H.

## Figure 7-12. Format of Month Count Register (MONTH)

#### Address: FFF97H After reset: 01H R/W

Symbol	7	6	5	4	3	2	1	0
MONTH	0	0	0	MONTH10	MONTH8	MONTH4	MONTH2	MONTH1

## (12) Year count register (YEAR)

The YEAR register is an 8-bit register that takes a value of 0 to 99 (decimal) and indicates the count value of years.

It counts up when the month counter overflows.


Values 00, 04, 08, ..., 92, and 96 indicate a leap year.

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks (32.768 kHz) later. Set a decimal value of 00 to 99 to this register in BCD code.

YEAR can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

## Figure 7-13. Format of Year Count Register (YEAR)



## (13) Watch error correction register (SUBCUD)

This register is used to correct the watch with high accuracy when it is slow or fast by changing the value that overflows from the sub-count register (RSUBC) to the second count register (reference value: 7FFFH). SUBCUD can be set by an 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

#### Figure 7-14. Format of Watch Error Correction Register (SUBCUD)

Address: FFF	99H After re	eset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
SUBCUD	DEV	F6	F5	F4	F3	F2	F1	F0

DEV	Setting of watch error correction timing
0	Corrects watch error when the second digits are at 00, 20, or 40 (every 20 seconds).
1	Corrects watch error only when the second digits are at 00 (every 60 seconds).

F6	Setting of watch error correction value				
0	Increases by {(F5, F4, F3, F2, F1, F0) - 1} × 2.				
1	Decreases by {(/F5, /F4, /F3, /F2, /F1, /F0) + 1} × 2.				
	5, F4, F3, F2, F1, F0) = ( * , 0, 0, 0, 0, 0, * ), the watch error is not corrected. * is 0 or 1. the inverted values of the corresponding bits (000011 when 111100).				
Range of corr	rection value: (when F6 = 0) 2, 4, 6, 8, , 120, 122, 124				
	(when F6 = 1) -2, -4, -6, -8,, -120, -122, -124				

The range of value that can be corrected by using the watch error correction register (SUBCUD) is shown below.

	DEV = 0 (correction every 20 seconds)	DEV = 1 (correction every 60 seconds)
Correctable range	-189.2 ppm to 189.2 ppm	-63.1 ppm to 63.1 ppm
Maximum excludes	± 1.53 ppm	± 0.51 ppm
quantization error		
Minimum resolution	± 3.05 ppm	± 1.02 ppm

**Remark** If a correctable range is -63.1 ppm or lower and 63.1 ppm or higher, set 0 to DEV.

## (14) Alarm minute register (ALARMWM)

This register is used to set minutes of alarm. ALARMWM can be set by an 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

## Caution Set a decimal value of 00 to 59 to this register in BCD code. If a value outside the range is set, the alarm is not detected.

#### Figure 7-15. Format of Alarm Minute Register (ALARMWM)

Address: FFF9AH After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
ALARMWM	0	WM40	WM20	WM10	WM8	WM4	WM2	WM1

#### (15) Alarm hour register (ALARMWH)

This register is used to set hours of alarm.

ALARMWH can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 12H.

However, the value of this register is 00H if the AMPM bit (bit 3 of the RTCC0 register) is set to 1 after reset.

## Caution Set a decimal value of 00 to 23, 01 to 12, or 21 to 32 to this register in BCD code. If a value outside the range is set, the alarm is not detected.

### Figure 7-16. Format of Alarm Hour Register (ALARMWH)

Address: FFF9BH After reset: 12H		eset: 12H	R/W					
Symbol	7	6	5	4	3	2	1	0
ALARMWH	0	0	WH20	WH10	WH8	WH4	WH2	WH1

Caution Bit 5 (WH20) of ALARMWH indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour system is selected).

#### (16) Alarm week register (ALARMWW)

This register is used to set date of alarm.

ALARMWW can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

## Figure 7-17. Format of Alarm Week Register (ALARMWW)

Address: FFF	9CH After r	eset: 00H F	R/W					
Symbol	7	6	5	4	3	2	1	0
ALARMWW	0	WW6	WW5	WW4	WW3	WW2	WW1	WW0


Time of Alarm		Day			12-Hour Display				24-Hour Display						
	Sunday	Monday	Tuesday	Wednesday	Thursday	Friday	Saturday	Hour	Hour	Minute	Minute	Hour	Hour	Minute	Minute
								10	1	10	1	10	1	10	1
	W W	W W	W W	W W	W W	W W	w w								
	0	1	2	3	4	5	6								
Every day, 0:00 a.m.	1	1	1	1	1	1	1	1	2	0	0	0	0	0	0
Every day, 1:30 a.m.	1	1	1	1	1	1	1	0	1	3	0	0	1	3	0
Every day, 11:59 a.m.	1	1	1	1	1	1	1	1	1	5	9	1	1	5	9
Monday through Friday, 0:00 p.m.	0	1	1	1	1	1	0	3	2	0	0	1	2	0	0
Sunday, 1:30 p.m.	1	0	0	0	0	0	0	2	1	3	0	1	3	3	0
Monday, Wednesday, Friday, 11:59 p.m.	0	1	0	1	0	1	0	3	1	5	9	2	3	5	9

## Here is an example of setting the alarm.

## 7.4 Real-Time Counter Operation

#### 7.4.1 Starting operation of real-time counter

## Figure 7-18. Procedure for Starting Operation of Real-Time Counter



Note First set RTCEN to 1, while oscillation of the subsystem clock (fsub) is stable.

## 7.4.2 Shifting to STOP mode after starting operation

Perform one of the following processing when shifting to STOP mode immediately after setting RTCE to 1.

However, after setting RTCE to 1, this processing is not required when shifting to STOP mode after the first INTRTC interrupt has occurred.

- Shifting to STOP mode when at least two subsystem clocks (fsuB) (about 62 μ s) have elapsed after setting RTCE to 1 (see Figure 7-19, Example 1).
- Checking by polling RWST to become 1, after setting RTCE to 1 and then setting RWAIT to 1. Afterward, setting RWAIT to 0 and shifting to STOP mode after checking again by polling that RWST has become 0 (see Figure 7-19, Example 2).





Figure 7-19. Procedure for Shifting to STOP Mode After Setting RTCE to 1

#### 7.4.3 Reading/writing real-time counter

Read or write the counter after setting 1 to RWAIT first.



#### Figure 7-20. Procedure for Reading Real-Time Counter

**Note** Be sure to confirm that RWST = 0 before setting STOP mode.

#### Caution Complete the series of operations of setting RWAIT to 1 to clearing RWAIT to 0 within 1 second.

**Remark** SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR may be read in any sequence. All the registers do not have to be set and only some registers may be read.




Figure 7-21. Procedure for Writing Real-Time Counter

**Note** Be sure to confirm that RWST = 0 before setting STOP mode.

#### Caution Complete the series of operations of setting RWAIT to 1 to clearing RWAIT to 0 within 1 second.

**Remark** SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR may be written in any sequence. All the registers do not have to be set and only some registers may be written.

#### 7.4.4 Setting alarm of real-time counter

Set time of alarm after setting 0 to WALE first.




Figure 7-22. Alarm Setting Procedure

Remarks 1. ALARMWM, ALARMWH, and ALARMWW may be written in any sequence.

2. Fixed-cycle interrupts and alarm match interrupts use the same interrupt source (INTRTC). When using these two types of interrupts at the same time, which interrupt occurred can be judged by checking the fixed-cycle interrupt status flag (RIFG) and the alarm detection status flag (WAFG) upon INTRTC occurrence.

#### 7.4.5 1 Hz output of real-time counter







Figure 7-23. 1 Hz Output Setting Procedure


#### 7.4.6 32.768 kHz output of real-time counter





#### 7.4.7 512 Hz, 16.384 kHz output of real-time counter





#### 7.4.8 Example of watch error correction of real-time counter

The watch can be corrected with high accuracy when it is slow or fast, by setting a value to the watch error correction register.

#### Example of calculating the correction value

The correction value used when correcting the count value of the sub-count register (RSUBC) is calculated by using the following expression.

Set DEV to 0 when the correction range is -63.1 ppm or less, or 63.1 ppm or more.

#### (When DEV = 0)

Correction value^{Note} = Number of correction counts in 1 minute  $\div$  3 = (Oscillation frequency  $\div$  Target frequency -1)  $\times$  32768  $\times$  60  $\div$  3

### (When DEV = 1)

Correction value^{Note} = Number of correction counts in 1 minute = (Oscillation frequency  $\div$  Target frequency - 1) × 32768 × 60

**Note** The correction value is the watch error correction value calculated by using bits 6 to 0 of the watch error correction register (SUBCUD).

(When F6 = 0) Correction value = {(F5, F4, F3, F2, F1, F0) - 1}  $\times$  2 (When F6 = 1) Correction value = - {(/F5, /F4, /F3, /F2, /F1, /F0) + 1}  $\times$  2

When (F6, F5, F4, F3, F2, F1, F0) is (*, 0, 0, 0, 0, 0, 0, *), watch error correction is not performed. "*" is 0 or 1.

/F5 to /F0 are bit-inverted values (000011 when 111100).

- **Remarks 1.** The correction value is 2, 4, 6, 8, ... 120, 122, 124 or -2, -4, -6, -8, ... -120, -122, -124.
  - The oscillation frequency is the subsystem clock (fsub).
     It can be calculated from the 32 kHz output frequency of the RTCCL pin or the output frequency of the RTC1HZ pin × 32768 when the watch error correction register is set to its initial value (00H).
  - **3.** The target frequency is the frequency resulting after correction performed by using the watch error correction register.

#### Correction example <1>

Example of correcting from 32772.3 Hz to 32768 Hz (32772.3 Hz - 131.2 ppm)

[Measuring the oscillation frequency]

The oscillation frequency^{Note} of each product is measured by outputting about 32 kHz from the RTCCL pin or outputting about 1 Hz from the RTC1HZ pin when the watch error correction register is set to its initial value (00H).

**Note** See **7.4.5 1 Hz output of real-time counter** for the setting procedure of outputting about 1 Hz from the RTC1HZ pin, and **7.4.6 32.768 kHz output of real-time counter** for the setting procedure of outputting about 32 kHz from the RTCCL pin.

[Calculating the correction value]

(When the output frequency from the RTCCL pin is 32772.3 Hz)

If the target frequency is assumed to be 32768 Hz (32772.3 Hz – 131.2 ppm), the correction range for –131.2 ppm is –63.1 ppm or less, so assume DEV to be 0.

The expression for calculating the correction value when DEV is 0 is applied.

Correction value = Number of correction counts in 1 minute ÷ 3

= (Oscillation frequency  $\div$  Target frequency -1)  $\times$  32768  $\times$  60  $\div$  3 = (32772.3  $\div$  32768 -1)  $\times$  32768  $\times$  60  $\div$  3 = 86

[Calculating the values to be set to (F6 to F0)]


(When the correction value is 86)


If the correction value is 0 or more (when delaying), assume F6 to be 0. Calculate (F5, F4, F3, F2, F1, F0) from the correction value.

{ (F5, F4, F3, F2, F1, F0) $-$ 1} $ imes$ 2	= 86
(F5, F4, F3, F2, F1, F0)	= 44
(F5, F4, F3, F2, F1, F0)	= (1, 0, 1, 1, 0, 0)

Consequently, when correcting from 32772.3 Hz to 32768 Hz (32772.3 Hz – 131.2 ppm), setting the correction register such that DEV is 0 and the correction value is 86 (bits 6 to 0 of SUBCUD: 0101100) results in 32768 Hz (0 ppm).

Figure 7-26 shows the operation when (DEV, F6, F5, F4, F3, F2, F1, F0) is (0, 0, 1, 0, 1, 1, 0, 0).





#### Correction example <2>

Example of correcting from 32767.4 Hz to 32768 Hz (32767.4 Hz + 18.3 ppm)

[Measuring the oscillation frequency]

The oscillation frequency^{Note} of each product is measured by outputting about 32 kHz from the RTCCL pin or outputting about 1 Hz from the RTC1HZ pin when the watch error correction register is set to its initial value (00H).

**Note** See **7.4.5 1 Hz output of real-time counter** for the setting procedure of outputting about 1 Hz from the RTC1HZ pin, and **7.4.6 32.768 kHz output of real-time counter** for the setting procedure of outputting about 32 kHz from the RTCCL pin.

[Calculating the correction value]

(When the output frequency from the RTCCL pin is 0.9999817 Hz) Oscillation frequency =  $32768 \times 0.9999817 \approx 32767.4$  Hz Assume the target frequency to be 32768 Hz (32767.4 Hz + 18.3 ppm) and DEV to be 1. The expression for calculating the correction value when DEV is 1 is applied.

Correction value = Number of correction counts in 1 minute

= (Oscillation frequency  $\div$  Target frequency -1) × 32768 × 60 = (32767.4  $\div$  32768 -1) × 32768 × 60 = -36

[Calculating the values to be set to (F6 to F0)]


(When the correction value is -36)


If the correction value is 0 or less (when quickening), assume F6 to be 1. Calculate (F5, F4, F3, F2, F1, F0) from the correction value.

$-$ {(/F5, /F4, /F3, /F2, /F1, /F0) $-$ 1} $ imes$ 2	= -36
(/F5, /F4, /F3, /F2, /F1, /F0)	= 17
(/F5, /F4, /F3, /F2, /F1, /F0)	= (0, 1, 0, 0, 0, 1)
(F5, F4, F3, F2, F1, F0)	= (1, 0, 1, 1, 1, 0)

Consequently, when correcting from 32767.4 Hz to 32768 Hz (32767.4 Hz + 18.3 ppm), setting the correction register such that DEV is 1 and the correction value is -36 (bits 6 to 0 of SUBCUD: 1101110) results in 32768 Hz (0 ppm).

Figure 7-27 shows the operation when (DEV, F6, F5, F4, F3, F2, F1, F0) is (1, 1, 1, 0, 1, 1, 1, 0).





# CHAPTER 8 COMPARATORS/PROGRAMMABLE GAIN AMPLIFIERS

# 8.1 Features of Comparator and Programmable Gain Amplifier

The features of the programmable gain amplifiers and comparators are described below.

## $\bigcirc$ Comparators

- A comparator is equipped with two channels (CMP0, CMP1).
- Negative-side input pins (CMP0M, CMP1M) and a positive-side input pin (CMP0P, CMP1P) can be connected.
- The output signal of a programmable gain amplifier can be used as the positive-side input signal of a comparator ^{Note}.
- CMP0M and CMP1M pin inputs and the internal generation reference voltage (6 combinations for each comparator) can be selected as the reference voltage.
- The elimination width of the noise elimination digital filter can be selected.
- An interrupt request is generated when the reference voltage is exceeded (INTCMP0, INTCMP1).
- Programmable gain amplifiers
  - A programmable gain amplifier amplifies and outputs an analog voltage that is input. One among five amplification factors can be selected.
  - The output signal of a programmable gain amplifier can be used as the positive-side input signal of a comparator ^{Note}.
  - The output signal of a programmable gain amplifier can be selected as the analog input of an A/D converter.
    - **Note** When using the output signals of the programmable gain amplifiers as the positive-side input signals of the comparators, the output signal is simultaneously input to both channels of comparators 0 and 1.




Figure 8-1. Block Diagram of Comparator/Programmable Gain Amplifier

# 8.2 Configurations of Comparator and Programmable Gain Amplifier

The comparators and programmable gain amplifiers consist of the following hardware.

Table 8-1.	Configurations of	Comparator	and Programmable	Gain Amplifier
------------	-------------------	------------	------------------	----------------

Item	Configuration
Control registers	Peripheral enable register 1 (PER1)
	Programmable gain amplifier control register (OAM)
	Comparator 0 and 1 control registers (C0CTL, C1CTL)
	Comparator 0 and 1 internal reference voltage setting registers (C0RVM, C1RVM)
	Port input mode register 8 (PIM8)
	Port mode register 8 (PM8)

# 8.3 Registers Controlling Comparators and Programmable Gain Amplifiers

The comparators and programmable gain amplifiers use the following eight registers.

- Peripheral enable register 1 (PER1)
- Programmable gain amplifier control register (OAM)
- Comparator 0 and 1 control registers (C0CTL, C1CTL)
- Comparator 0 and 1 internal reference voltage setting registers (C0RVM, C1RVM)
- Port input mode register 8 (PIM8)
- Port mode register 8 (PM8)

### (1) Peripheral enable register 1 (PER1)

This register is used to set whether each peripheral hardware macro can be used. Power consumption and noise are reduced by stopping the clock supply to unused hardware.

Make sure to set bit 3 (OACMPEN) to 1 to use a comparator or a programmable gain amplifier.

PER1 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

- Cautions 1. Make sure to set OACMPEN to 1 first, when setting the comparator or programmable gain amplifier. Writing to the control register of the comparator or programmable gain amplifier will be ignored and all values read will be initialized when OACMPEN is set to 0.
  - 2. Make sure to set bits 0 to 2 and bits 4 to 7 of the PER1 register to "0".

Figure 8-2. Format of Peripheral Enable Register 1 (PER1)

Address: F00F1H After reset: 00H R/W

Symbol	7	6	5	4	<3>	2	1	0
PER1	0	0	0	0	OACMPEN	0	0	0

OACMPEN	Control of comparator and programmable gain amplifier input clock supply
0	<ul><li>Stops input clock supply.</li><li>SFR used by the comparator and programmable gain amplifier cannot be written.</li><li>The comparator and programmable gain amplifier is in the reset status.</li></ul>
1	Supplies input clock. <ul> <li>SFR used by the comparator and programmable gain amplifier can be read and written.</li> </ul>

# (2) Programmable gain amplifier control register (OAM)

This register is used to enable or disable the operation of a programmable gain amplifier and set the amplification factor.

OAM can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

# Figure 8-3. Format of Programmable Gain Amplifier Control Register (OAM)

Address: F0240H After reset: 00H R/W

Symbol	<7>	6	5	4	3	2	1	0
OAM	OAEN	0	0	0	0	OAVG2	OAVG1	OAVG0

OAEN	Programmable gain amplifier operation control			
0	Stops operation			
1	1 Enables operation			
	Enables external input from the programmable gain amplifier input pin (PGAI)			
	Inputs the programmable gain amplifier output signal as the positive-side input voltage of comparators			
and 1				

OAVG2	OAVG1	OAVG0	Input voltage amplification factor setting
0	0	1	×4
0	1	0	×6
0	1	1	×8
1	0	0	×10
1	0	1	×12
Oth	ner than the abo	ove	Setting prohibited

- Cautions 1. Set the amplification factor before enabling (OAEN = 1) the operation of the programmable gain amplifier. Changing the amplification factor setting in the operation enabled state (OAEN = 1) is prohibited.
  - 2. Set the CnCTL register after setting OAM register.

**Remark** n = 0, 1

#### (3) Comparator n control register (CnCTL)

This register is used to control the operation of comparator n, enable or disable comparator output, reverse the output, and set the noise elimination width.

CnCTL can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

#### Figure 8-4. Format of Comparator n Control Register (CnCTL)

Address: F0241H (C0CTL), F0242H (C1CTL) After reset: 00H R/W

Symbol	<7>	6	5	4	3	2	1	0
CnCTL	CnEN	0	0	CnOE	CnINV	CnDFS2	CnDFS1	CnDFS0

CnEN	Comparator operation control			
0	Stops operation			
1	Enables operation			
	Enables input to the external pins on the positive and negative sides of comparator n $^{\mbox{\tiny Note}}$			

CnOE	Enabling or disabling of comparator output			
0	Disables output (output signal = fixed to low level)			
1	Enables output			

ĺ	CnINV	Output reversal setting
ſ	0	Forward
ſ	1	Reverse

CnDFS2	CnDFS1	CnDFS0	Noise elimination width setting (fcLK = 20 MHz)
0	0	0	Noise filter unused
0	0	1	250 ns
0	1	0	500 ns
0	1	1	1 μs
1	0	0	2 µs
Other than the above			Setting prohibited

- **Note** If OAEN = 1 (OAM register) and CnEN is set to 1, a programmable gain amplifier output signal will be input to the positive-side input of comparator n.
- Cautions 1. Rewrite CnINV and CnDFS2 to CnDFS0 after setting the comparator output to the disabled state (CnOE = 0).
  - 2. With the noise elimination width, an extra CPU clock (fcLκ) may be eliminated from the setting value.

(Example: When fclk = 20 MHz, CnDFS2 to CnDFS0 = 001, noise elimination width = 250 to 300 ns)

- 3. To operate the comparator in combination with a programmable gain amplifier, set the operation of the comparator after setting the operation of the programmable gain amplifier (see Figure 8-10 and Figure 8-11).
- 4. The negative-side external pin input of the comparator will be cutoff when CnVRE of the CnRVM register is set (1), regardless of the value that enables or disables the comparator operation (CnEN).

Remarks 1. fcLK: CPU or peripheral hardware clock frequency

**2.** n = 0, 1

#### (4) Comparator n internal reference voltage selection register (CnRVM)

This register is used to set the internal reference voltage of comparator n. The internal reference voltage can be selected from six voltages that use AV_{REF}.

CnRVM can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

#### Figure 8-5. Format of Comparator n Internal Reference Voltage Selection Register (CnRVM)

Address: F0243H (C0RVM), F0244H (C1RVM) After reset: 00H R/W

Symbol	<7>	6	5	4	3	2	1	0
CnRVM	CnVRE	0	0	0	0	CnVRS2	CnVRS1	CnVRS0

CnVRE	Internal reference voltage operation control
0	Stops operation
1	Enables operation
	Connects the internal reference voltage to the negative-side input of comparator n

CnVRS2	CnVRS1	CnVRS0	Reference voltage setting			
			Reference voltage settable with comparator 0 (n = 0)	Reference voltage settable with comparator 1 (n = 1)		
0	0	0	Setting prohibited			
0	0	1	2AV _{REF} /16	3AVREF/16		
0	1	0	4AV _{REF} /16	5AVREF/16		
0	1	1	6AV _{REF} /16	7AVREF/16		
1	0	0	8AV _{REF} /16	9AV _{REF} /16		
1	0	1	10AV _{REF} /16	11AV _{REF} /16		
1	1	0	12AVREF/16	13AV _{REF} /16		
1	1	1	Setting prohibited			

- Cautions 1. The operation of the comparator is controlled by CnEN when the operation of the internal reference voltage is stopped (CnVRE = 0).
  - 2. The negative-side external pin input of the comparator will be cutoff when CnVRE is set (1), regardless of the value that enables or disables the comparator operation (CnEN).
  - Set the reference voltage before enabling the operation of the internal reference voltage (CnVRE = 1). Changing the reference voltage setting in the operation enabled state (CnVRE = 1) is prohibited.

**Remark** n = 0, 1

#### (5) Port input mode register 8 (PIM8)

This register is used to enable or disable port 8 digital input in 1-bit units.

Set to digital input disable (used as analog input) to use a comparator or a programmable gain amplifier. Set to digital input enable to use the port function or the external interrupt function, because digital input disable (used as analog input) is set by default.

PIM8 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

#### Figure 8-6. Format of Port Input Mode Register 8 (PIM8)

Address: F0048H After reset: 00H R/W

Symbol 6 3 2 1 0 7 5 4 PIM8 0 0 0 PIM83 PIM82 PIM81 PIM80 0

1	PIM8n	Selection of enabling or disabling P8n pin digital input (n = 0 to 3)					
	0	isables digital input (used as analog input)					
	1	Enables digital input					

#### (6) Port mode register 8 (PM8)

This register is used to set port 8 input or output in 1-bit units.

Set the PM80 to PM83 bits to 1 to use the P80/CMP0P/INTP3/PGAI, P81/CMP0M, P82/CMP1P/INTP7, or P83/CMP1M pin as the positive-side or negative-side input function of the comparator, or the programmable gain amplifier input function.

The output latches of P80 to P83 may be 0 or 1 at this time.

PM80 to PM83 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to FFH.

#### Figure 8-7. Format of Port Mode Register 8 (PM8)



Symbol 7 6 5 4 3 2 1 0 PM8 1 1 1 PM83 PM82 PM81 PM80 1

[	PM8n	P8n pin I/O mode selection (n = 0 to 3)				
	0	utput mode (output buffer on)				
	1	nput mode (output buffer off)				

Caution The port function that is alternatively used as the CMP0M, CMP1M pin can be used in the input mode, when the CMP0P, CMP1P pin is selected as the positive-side input of the comparator, and the internal reference voltage is used on the negative side. Using the output mode, however, is prohibited. Furthermore accessing port register 8 (P8) is also prohibited.

# 8.4 Operations of Comparator and Programmable Gain Amplifier

#### 8.4.1 Starting comparator and programmable gain amplifier operation


The procedures for starting the operation of a comparator and a programmable gain amplifier are described below, separately for each use method.

- $\odot$  Using only a comparator
  - Using the external pin input for the comparator reference voltage (Figure 8-8)
  - Using the internal reference voltage for the comparator reference voltage (Figure 8-9)
- Using a comparator and a programmable gain amplifier (using the programmable gain amplifier output voltage as the comparator compare voltage input)
  - Using the external pin input for the comparator reference voltage (Figure 8-10)
  - Using the internal reference voltage for the comparator reference voltage (Figure 8-11)
- Using the programmable gain amplifier output voltage as the A/D converter analog input (Figure 8-12)


Start		
PM8 register setting	Set the PM8 register to the input mode.	
PIM8 register setting	Set to the digital input disable state.	
PER1 register setting	Cancel the reset state of the comparator or programmable gain amplifier and start clock supply.	
CnCTL register setting	Use the CnINV bit of CnCTL to select forwarding or reversing of the output. Use CnDFS0 to CnDFS2 to select the noise elimination width.	
CnEN bit setting	Enable the comparator operation by setting (1) the CnEN bit of CnCTL. Input to the positive side and negative side of the comparator from the external pin will be enabled at the same time.	
CnOE bit setting	Enable the comparator output signal by setting (1) the CnOE bit of CnCTL.	
Wait		Wait for at least two clocks
Operation start		


#### Figure 8-8. Using the External Pin Input for the Comparator Reference Voltage (Using Only a Comparator)

# Figure 8-9. Using the Internal Reference Voltage for the Comparator Reference Voltage (Using Only a Comparator)




# Figure 8-10. Using the External Pin Input for the Comparator Reference Voltage (Using a Comparator and a Programmable Gain Amplifier)





# Figure 8-11. Using the Internal Reference Voltage for the Comparator Reference Voltage (Using a Comparator and a Programmable Gain Amplifier)





Perform the following settings before selecting the programmable gain amplifier output signal as the analog input by using the analog input channel specification register (ADS) of the A/D converter (refer to **11.4.1 Basic operations of A/D converter**).




Figure 8-12. Using the Programmable Gain Amplifier Output Voltage as the A/D Converter Analog Input

**Remark** n = 0, 1

#### 8.4.2 Stopping comparator and programmable gain amplifier operation

The procedures for stopping the operation of a comparator and a programmable gain amplifier are described below, separately for each use method.

- Using only a comparator (Figure 8-13)
- O Using the programmable gain amplifier output voltage as the comparator compare voltage input (Figure 8-14)
- Using the programmable gain amplifier output voltage as the A/D converter analog input (Figure 8-15)







Figure 8-13. Using Only a Comparator









# CHAPTER 9 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER

The number of output pins of the clock output and buzzer output controllers differs, depending on the product. Furthermore, 44-pin products of the 78K0R/KC3-L are not provided with clock output and buzzer output controllers.

Output pin	KC3-L (44-pin)	KC3-L (48-pin)	KD3-L	KE3-L
PCLBUZ0	-	$\checkmark$	$\checkmark$	$\checkmark$
PCLBUZ1	-	-	-	$\checkmark$

# 9.1 Functions of Clock Output/Buzzer Output Controller

The clock output controller is intended for carrier output during remote controlled transmission and clock output for supply to peripheral ICs.

Buzzer output is a function to output a square wave of buzzer frequency.

One pin can be used to output a clock or buzzer sound.

Two output pins, PCLBUZ0 and PCLBUZ1, are available.


PCLBUZn outputs a clock selected by clock output select register n (CKSn).

Figure 9-1 shows the block diagram of clock output/buzzer output controller.


**Remark** n = 0: 78K0R/KC3-L (48-pin), 78K0R/KD3-L n = 0, 1: 78K0R/KE3-L

#### Figure 9-1. Block Diagram of Clock Output/Buzzer Output Controller

• 78K0R/KC3-L (48-pin), 78K0R/KD3-L



• 78K0R/KE3-L



Note The PCLBUZ0 and PCLBUZ1 pins can output a clock of up to 10 MHz at 2.7 V  $\leq$  V_{DD}. Setting a clock exceeding 5 MHz at V_{DD} < 2.7 V is prohibited.

# 9.2 Configuration of Clock Output/Buzzer Output Controller

The clock output/buzzer output controller includes the following hardware.

## Table 9-1. Configuration of Clock Output/Buzzer Output Controller

Item	Configuration
	Clock output select registers n (CKSn) Port mode register 14 (PM14) (78K0R/KE3-L only) Port register 14 (P14)

**Remark** n = 0: 78K0R/KC3-L (48-pin), 78K0R/KD3-L

n = 0, 1: 78K0R/KE3-L

# 9.3 Registers Controlling Clock Output/Buzzer Output Controller

The following two registers are used to control the clock output/buzzer output controller.

- Clock output select registers n (CKSn)
- Port mode register 14 (PM14) (78K0R/KE3-L only)

# (1) Clock output select registers n (CKSn)

These registers set output enable/disable for clock output or for the buzzer frequency output pin (PCLBUZn), and set the output clock.

Select the clock to be output from PCLBUZn by using CKSn.

CKSn are set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

**Remark** n = 0: 78K0R/KC3-L (48-pin), 78K0R/KD3-L n = 0, 1: 78K0R/KE3-L

#### Figure 9-2. Format of Clock Output Select Register n (CKSn)

Address: FF	FA5H Afte	r reset: 00H	R/W					
Symbol	<7>	6	5	4	3	2	1	0
CKSn	PCLOEn	0	0	0	CSELn	CCSn2	CCSn1	CCSn0

PCLOEn	PCLBUZn output enable/disable specification			
0	Dutput disable (default)			
1	Output enable			

CSELn	CCSn2	CCSn1	CCSn0		PCLBUZn ou	utput clock sele	ction
					fmain = 5 MHz	f _{MAIN} = 10 MHz	fmain = 20 MHz
0	0	0	0	fmain	5 MHz	10 MHz ^{Note}	Setting prohibited ^{Note}
0	0	0	1	fmain/2	2.5 MHz	5 MHz	10 MHz ^{Note}
0	0	1	0	fmain/2 ²	1.25 MHz	2.5 MHz	5 MHz
0	0	1	1	fmain/2 ³	625 kHz	1.25 MHz	2.5 MHz
0	1	0	0	fmain/2 ⁴	312.5 kHz	625 kHz	1.25 MHz
0	1	0	1	fmain/2 ¹¹	2.44 kHz	4.88 kHz	9.76 kHz
0	1	1	0	fmain/2 ¹²	1.22 kHz	2.44 kHz	4.88 kHz
0	1	1	1	fmain/2 ¹³	610 Hz	1.22 kHz	2.44 kHz
1	0	0	0	fsuв	32.768 kHz		
1	0	0	1	fsuв/2		16.384 kHz	
1	0	1	0	fsub/2 ²		8.192 kHz	
1	0	1	1	fsub/2 ³	4.096 kHz		
1	1	0	0	fsub/24	2.048 kHz		
1	1	0	1	fsus/2⁵	1.024 kHz		
1	1	1	0	fsub/2 ⁶	512 Hz		
1	1	1	1	fsub/27		256 Hz	

Note Use the output clock within a range of 10 MHz. Furthermore, when using the output clock at  $V_{DD} < 2.7$  V, use it within 5 MHz.

Cautions 1. Change the output clock after disabling clock output (PCLOEn = 0).

- 2. If the selected clock (fMAIN or fSUB) stops during clock output (PCLOEn = 1), the output becomes undefined.
- **Remarks 1.** n = 0: 78K0R/KC3-L (48-pin), 78K0R/KD3-L

n = 0, 1: 78K0R/KE3-L

- 2. fmain: Main system clock frequency
- **3.** fsub: Subsystem clock frequency

# (2) Port mode register 14 (PM14) (78K0R/KE3-L only)


This register sets P141 input/output of port 14 in 1-bit units.

When using the P140/PCLBUZ0 and P141/PCLBUZ1 pins for clock output/buzzer output, clear PM141 and the output latches of P140 and P141 to 0.

PM14 is set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to FFH.

# Figure 9-3. Format of Port Mode Register 14 (PM14)



PM141	P141 pin I/O mode selection
0	Output mode (output buffer on)
1	Input mode (output buffer off)

# 9.4 Operations of Clock Output/Buzzer Output Controller

One pin can be used to output a clock or buzzer sound.

PCLBUZ0 outputs a clock/buzzer selected by clock output select register 0 (CKS0).


PCLBUZ1 outputs a clock/buzzer selected by clock output select register 1 (CKS1).

#### 9.4.1 Operation as output pin

PCLBUZn is output as the following procedure.

- <1> Select the output frequency with bits 0 to 3 (CCSn0 to CCSn2, CSELn) of the clock output select register (CKSn) of the PCLBUZn pin (output in disabled status).
- <2> Set bit 7 (PCLOEn) of CKSn to 1 to enable clock/buzzer output.
- **Remarks 1.** The controller is designed not to output a pulse with a narrow width when it is used to output a clock and when clock output is enabled or disabled. As shown in Figure 9-4, be sure to start output from the low period of the clock (marked with * in the figure). When stopping output, do so after the highlevel period of the clock.
  - **2.** n = 0: 78K0R/KC3-L (48-pin), 78K0R/KD3-L
    - n = 0, 1: 78K0R/KE3-L

#### Figure 9-4. Remote Control Output Application Example



# CHAPTER 10 WATCHDOG TIMER

# 10.1 Functions of Watchdog Timer

The watchdog timer operates on the internal low-speed oscillation clock.

The watchdog timer is used to detect an inadvertent program loop. If a program loop is detected, an internal reset signal is generated.

Program loop is detected in the following cases.

- If the watchdog timer counter overflows
- If a 1-bit manipulation instruction is executed on the watchdog timer enable register (WDTE)
- If data other than "ACH" is written to WDTE
- If data is written to WDTE during a window close period

When a reset occurs due to the watchdog timer, bit 4 (WDRF) of the reset control flag register (RESF) is set to 1. For details of RESF, see **CHAPTER 19 RESET FUNCTION**.

When 75% of the overflow time is reached, an interval interrupt can be generated.

# 10.2 Configuration of Watchdog Timer

The watchdog timer includes the following hardware.

#### Table 10-1. Configuration of Watchdog Timer


Item	Configuration		
Control register	Watchdog timer enable register (WDTE)		


How the counter operation is controlled, overflow time, window open period, and interval interrupt are set by the option byte.

Setting of Watchdog Timer	Option Byte (000C0H)
Watchdog timer interval interrupt	Bit 7 (WDTINT)
Window open period	Bits 6 and 5 (WINDOW1, WINDOW0)
Controlling counter operation of watchdog timer	Bit 4 (WDTON)
Overflow time of watchdog timer	Bits 3 to 1 (WDCS2 to WDCS0)
Controlling counter operation of watchdog timer (in HALT/STOP mode)	Bit 0 (WDSTBYON)

## Table 10-2. Setting of Option Bytes and Watchdog Timer

#### Remark For the option byte, see CHAPTER 23 OPTION BYTE.





# 10.3 Register Controlling Watchdog Timer

The watchdog timer is controlled by the watchdog timer enable register (WDTE).

# (1) Watchdog timer enable register (WDTE)

Writing "ACH" to WDTE clears the watchdog timer counter and starts counting again. This register can be set by an 8-bit memory manipulation instruction. Reset signal generation sets this register to 9AH or 1AH^{Note}.

## Figure 10-2. Format of Watchdog Timer Enable Register (WDTE)

Address:	FFFABH	After reset: 9AH/1AH ^{Note}		R/W					
Symbol	7	6	5	4	3	2	1	0	
WDTE									

**Note** The WDTE reset value differs depending on the WDTON setting value of the option byte (000C0H). To operate watchdog timer, set WDTON to 1.

WDTON Setting Value	WDTE Reset Value
0 (watchdog timer count operation disabled)	1AH
1 (watchdog timer count operation enabled)	9AH

Cautions 1. If a value other than "ACH" is written to WDTE, an internal reset signal is generated.

- 2. If a 1-bit memory manipulation instruction is executed for WDTE, an internal reset signal is generated.
- 3. The value read from WDTE is 9AH/1AH (this differs from the written value (ACH)).

# **10.4 Operation of Watchdog Timer**

#### 10.4.1 Controlling operation of watchdog timer

- 1. When the watchdog timer is used, its operation is specified by the option byte (000C0H).
  - Enable counting operation of the watchdog timer by setting bit 4 (WDTON) of the option byte (000C0H) to 1 (the counter starts operating after a reset release) (for details, see **CHAPTER 23**).

WDTON	Watchdog Timer Counter			
0	Counter operation disabled (counting stopped after reset)			
1	Counter operation enabled (counting started after reset)			

- Set an overflow time by using bits 3 to 1 (WDCS2 to WDCS0) of the option byte (000C0H) (for details, see 10.4.2 and CHAPTER 23).
- Set a window open period by using bits 6 and 5 (WINDOW1 and WINDOW0) of the option byte (000C0H) (for details, see **10.4.3** and **CHAPTER 23**).
- 2. After a reset release, the watchdog timer starts counting.
- 3. By writing "ACH" to WDTE after the watchdog timer starts counting and before the overflow time set by the option byte, the watchdog timer is cleared and starts counting again.
- 4. After that, write WDTE the second time or later after a reset release during the window open period. If WDTE is written during a window close period, an internal reset signal is generated.
- 5. If the overflow time expires without "ACH" written to WDTE, an internal reset signal is generated. An internal reset signal is generated in the following cases.
  - If a 1-bit manipulation instruction is executed on the watchdog timer enable register (WDTE)
  - If data other than "ACH" is written to WDTE
- Cautions 1. When data is written to WDTE for the first time after reset release, the watchdog timer is cleared in any timing regardless of the window open time, as long as the register is written before the overflow time, and the watchdog timer starts counting again.
  - 2. If the watchdog timer is cleared by writing "ACH" to WDTE, the actual overflow time may be different from the overflow time set by the option byte by up to 2/fi∟ seconds.
  - 3. The watchdog timer can be cleared immediately before the count value overflows.

Cautions 4. The operation of the watchdog timer in the HALT and STOP modes differs as follows depending on the set value of bit 0 (WDSTBYON) of the option byte (000C0H).

	WDSTBYON = 0	WDSTBYON = 1		
In HALT mode Watchdog timer operation stops.		Watchdog timer operation continues.		
In STOP mode				

If WDSTBYON = 0, the watchdog timer resumes counting after the HALT or STOP mode is released. At this time, the counter is cleared to 0 and counting starts.

When operating with the X1 oscillation clock after releasing the STOP mode, the CPU starts operating after the oscillation stabilization time has elapsed.

Therefore, if the period between the STOP mode release and the watchdog timer overflow is short, an overflow occurs during the oscillation stabilization time, causing a reset.

Consequently, set the overflow time in consideration of the oscillation stabilization time when operating with the X1 oscillation clock and when the watchdog timer is to be cleared after the STOP mode release by an interval interrupt.

5. The watchdog timer continues its operation during self-programming of the flash memory and EEPROM[™] emulation. During processing, the interrupt acknowledge time is delayed. Set the overflow time and window size taking this delay into consideration.

## 10.4.2 Setting overflow time of watchdog timer

Set the overflow time of the watchdog timer by using bits 3 to 1 (WDCS2 to WDCS0) of the option byte (000C0H). If an overflow occurs, an internal reset signal is generated. The present count is cleared and the watchdog timer

starts counting again by writing "ACH" to WDTE during the window open period before the overflow time.

The following overflow times can be set.

WDCS2	WDCS1	WDCS0	Overflow Time of Watchdog Timer
			(fi∟ = 33 kHz (MAX.))
0	0	0	2 ⁷ /fiL (3.88 ms)
0	0	1	2 ⁸ /fi∟ (7.76 ms)
0	1	0	2⁰/fi∟ (15.52 ms)
0	1	1	2 ^{¹0} /fi∟ (31.03 ms)
1	0	0	2 ¹² /f⊫ (124.12 ms)
1	0	1	2 ¹⁴ /f⊫ (496.48 ms)
1	1	0	2 ¹⁵ /fi∟ (992.97 ms)
1	1	1	2 ¹⁷ /f⊩ (3971.88 ms)

Table 10-3. Setting of Overflow Time of Watchdog Timer

Caution The watchdog timer continues its operation during self-programming of the flash memory and EEPROM emulation. During processing, the interrupt acknowledge time is delayed. Set the overflow time and window size taking this delay into consideration.


Remark fil: Internal low-speed oscillation clock frequency

#### 10.4.3 Setting window open period of watchdog timer

Set the window open period of the watchdog timer by using bits 6 and 5 (WINDOW1, WINDOW0) of the option byte (000C0H). The outline of the window is as follows.

- If "ACH" is written to WDTE during the window open period, the watchdog timer is cleared and starts counting again.
- Even if "ACH" is written to WDTE during the window close period, an abnormality is detected and an internal reset signal is generated.

Example: If the window open period is 25%



# Caution When data is written to WDTE for the first time after reset release, the watchdog timer is cleared in any timing regardless of the window open time, as long as the register is written before the overflow time, and the watchdog timer starts counting again.

The window open period can be set is as follows.

WINDOW1	WINDOW0	Window Open Period of Watchdog Timer
0	0	25%
0	1	50%
1	0	75%
1	1	100%

Table 10-4. Setting Window Open Period of Watchdog Timer

- Cautions 1. The watchdog timer continues its operation during self-programming of the flash memory and EEPROM emulation. During processing, the interrupt acknowledge time is delayed. Set the overflow time and window size taking this delay into consideration.
  - 2. When bit 0 (WDSTBYON) of the option byte (000C0H) = 0, the window open period is 100% regardless of the values of WINDOW1 and WINDOW0.
  - 3. Do not set the window open period to 25% if the watchdog timer corresponds to either of the conditions below.
    - When stopping all main system clocks (internal high-speed oscillation clock, X1 clock, and external main system clock) by use of the STOP mode or software.

**Remark** If the overflow time is set to  $2^{10}/f_{IL}$ , the window close time and open time are as follows.

		Setting of Window Open Period				
	25%	50%	75%	100%		
Window close time	0 to 28.44 ms	0 to 18.96 ms	0 to 9.48 ms	None		
Window open time	28.44 to 31.03 ms	18.96 to 31.03 ms	9.48 to 31.03 ms	0 to 31.03 ms		

<When window open period is 25%>

Overflow time:

 $2^{10}/f_{IL}$  (MAX.) =  $2^{10}/33$  kHz (MAX.) = 31.03 ms

- Window close time:
  - 0 to  $2^{10}$ /fiL (MIN.) × (1 0.25) = 0 to  $2^{10}$ /27 kHz (MIN.) × 0.75 = 0 to 28.44 ms
- Window open time:

 $2^{10}$ /fiL (MIN.) × (1 – 0.25) to  $2^{10}$ /fiL (MAX.) =  $2^{10}$ /27 kHz (MIN.) × 0.75 to  $2^{10}$ /33 kHz (MAX.) = 28.44 to 31.03 ms

#### 10.4.4 Setting watchdog timer interval interrupt

Depending on the setting of bit 7 (WDTINT) of an option byte (000C0H), an interval interrupt (INTWDTI) can be generated when 75% of the overflow time is reached.

Table 10-5. Setting of Watchdog Timer Interval Interrupt

WDTINT	Use of Watchdog Timer Interval Interrupt			
0	Interval interrupt is used.			
1	Interval interrupt is generated when 75% of overflow time is reached.			

- Caution When operating with the X1 oscillation clock after releasing the STOP mode, the CPU starts operating after the oscillation stabilization time has elapsed. Therefore, if the period between the STOP mode release and the watchdog timer overflow is short, an overflow occurs during the oscillation stabilization time, causing a reset. Consequently, set the overflow time in consideration of the oscillation stabilization time when operating with the X1 oscillation clock and when the watchdog timer is to be cleared after the STOP mode release by an interval interrupt.
- **Remark** The watchdog timer continues counting even after INTWDTI is generated (until ACH is written to the WDTE register). If ACH is not written to the WDTE register before the overflow time, an internal reset signal is generated.

# CHAPTER 11 A/D CONVERTER

	78K0R/KC3-L (44-pin)	78K0R/KC3-L (48-pin)	78K0R/KD3-L	78K0R/KE3-L
Analog input	10 ch	11 ch	11 ch	12 ch
channels	(ANI0 to ANI9)	(ANI0 to ANI10)	(ANI0 to ANI10)	(ANI0 to ANI11)

The number of analog input channels of the A/D converter differs, depending on the product.

# **11.1 Function of A/D Converter**

The A/D converter is a 10-bit resolution converter that converts analog input signals into digital values, and is configured to control a total of thirty channels of analog inputs, including up to twelve channels of A/D converter analog inputs (ANI0 to ANI11) and a programmable gain amplifier output (PGAO).

The A/D converter has the following function.

#### • 10-bit resolution A/D conversion

10-bit resolution A/D conversion is carried out repeatedly for one analog input channel selected from ANI0 to ANI11. Each time an A/D conversion operation ends, an interrupt request (INTAD) is generated.




Figure 11-1. Block Diagram of A/D Converter

Remark ANI0 to ANI9: 78K0R/KC3-L (44-pin) ANI0 to ANI10: 78K0R/KC3-L (48-pin) and 78K0R/KD3-L ANI0 to ANI11: 78K0R/KE3-L

# 11.2 Configuration of A/D Converter

The A/D converter includes the following hardware.

#### (1) ANI0 to ANI11 pins

These are the analog input pins of the twelve channels of the A/D converter. They input analog signals to be converted into digital signals. Pins other than the one selected as the analog input pin can be used as I/O port pins.

Remark ANI0 to ANI9: 78K0R/KC3-L (44-pin) ANI0 to ANI10: 78K0R/KC3-L (48-pin) and 78K0R/KD3-L ANI0 to ANI11: 78K0R/KE3-L

# (2) PGAO

This is the programmable gain amplifier output signal from PGAI pin. The A/D converter can perform A/D conversion by selecting the output signal of the programmable gain amplifier as the analog input.

#### (3) Sample & hold circuit

The sample & hold circuit samples each of the analog input voltages sequentially sent from the input circuit, and sends them to the A/D voltage comparator. This circuit also holds the sampled analog input voltage during A/D conversion.

#### (4) A/D voltage comparator

This A/D voltage comparator compares the voltage generated from the voltage tap of the array with the analog input voltage. If the analog input voltage is found to be greater than the reference voltage  $(1/2 \text{ AV}_{\text{REF}})$  as a result of the comparison, the most significant bit (MSB) of the successive approximation register (SAR) is set. If the analog input voltage is less than the reference voltage  $(1/2 \text{ AV}_{\text{REF}})$ , the MSB of the SAR is reset.

After that, bit 10 of the SAR register is automatically set, and the next comparison is made. The voltage tap of the array is selected by the value of bit 11, to which the result has been already set.

Bit 11 = 0: (1/4 AV_{REF}) Bit 11 = 1: (3/4 AV_{REF})

The voltage tap of the array and the analog input voltage are compared and bit 10 of the SAR register is manipulated according to the result of the comparison.

Analog input voltage  $\geq$  Voltage tap of array: Bit 10 = 1 Analog input voltage  $\leq$  Voltage tap of array: Bit 10 = 0

Comparison is continued like this to bit 0 of the SAR register.

## (5) Array

The array generates the comparison voltage input from an analog input pin.

#### (6) Successive approximation register (SAR)

The SAR register is a 12-bit register that sets voltage tap data whose values from the array match the voltage values of the analog input pins, 1 bit at a time starting from the most significant bit (MSB).

If data is set in the SAR register all the way to the least significant bit (LSB) (end of A/D conversion), the contents of the SAR register (conversion results) are held in the A/D conversion result register (ADCR). When all the specified A/D conversion operations have ended, an A/D conversion end interrupt request signal (INTAD) is generated.

#### (7) 10-bit A/D conversion result register (ADCR)

The A/D conversion result is loaded from the successive approximation register to this register each time A/D conversion is completed, and the ADCR register holds the A/D conversion result in its higher 10 bits (the lower 6 bits are fixed to 0).

#### (8) 8-bit A/D conversion result register (ADCRH)

The A/D conversion result is loaded from the successive approximation register to this register each time A/D conversion is completed, and the ADCRH register stores the higher 8 bits of the A/D conversion result.

#### (9) Controller

This circuit controls the conversion time of an input analog signal that is to be converted into a digital signal, as well as starting and stopping of the conversion operation. When A/D conversion has been completed, this controller generates INTAD.

#### (10) AVREF pin

This pin inputs the reference voltage of the A/D converter, the programmable gain amplifier, the power supply pins and A/D converter of the comparator, and the comparator. When all pins of ports 2, 15, and 8 are used as the analog port pins, make the potential of AV_{REF} be such that  $1.8 \text{ V} \le \text{AV}_{\text{REF}} \le \text{V}_{\text{DD}}$ . When one or more of the pins of ports 2, 15, and 8 are used as the digital port pins, make AV_{REF} the same potential as V_{DD}.

The analog signal input to ANI0 to ANI11 is converted into a digital signal, based on the voltage applied across AVREF and AVss.

#### (11) AVss pin

This is the ground potential pin of the A/D converter. Always use this pin at the same potential as that of the Vss pin even when the A/D converter is not used.

Remark ANI0 to ANI9: 78K0R/KC3-L (44-pin) ANI0 to ANI10: 78K0R/KC3-L (48-pin) and 78K0R/KD3-L ANI0 to ANI11: 78K0R/KE3-L

# 11.3 Registers Used in A/D Converter

The A/D converter uses the following seven registers.

- Peripheral enable register 0 (PER0)
- A/D converter mode register (ADM)
- A/D port configuration register (ADPC)
- Analog input channel specification register (ADS)
- Port mode registers 2, 15, 8 (PM2, PM15, PM8)
- 10-bit A/D conversion result register (ADCR)
- 8-bit A/D conversion result register (ADCRH)

## (1) Peripheral enable register 0 (PER0)

PER0 is used to enable or disable use of each peripheral hardware macro. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the A/D converter is used, be sure to set bit 5 (ADCEN) of this register to 1.

PER0 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

## Figure 11-2. Format of Peripheral Enable Register 0 (PER0)

Address: F00F0H After reset: 00H R/W

Symbol	<7>	6	<5>	<4>	3	<2>	1	0
PER0	RTCEN	0	ADCEN	IICAEN	0	SAU0EN	0	0

ADCEN	Control of A/D converter input clock supply
0	<ul><li>Stops supply of input clock.</li><li>SFR used by the A/D converter cannot be written.</li><li>The A/D converter is in the reset status.</li></ul>
1	Supplies input clock. <ul> <li>SFR used by the A/D converter can be read/written.</li> </ul>


- Cautions 1. When setting the A/D converter, be sure to set ADCEN to 1 first. If ADCEN = 0, writing to a control register of the A/D converter is ignored, and, even if the register is read, only the default value is read.
  - 2. Be sure to clear bits 0, 1, 3, and 6 (bits 0, 1, 3, 4, and 6 for 44-pin products of 78K0R/KC3-L) of the PER0 register, to 0.

#### (2) A/D converter mode register (ADM)

This register sets the conversion time for analog input to be A/D converted, and starts/stops conversion. ADM can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

## Figure 11-3. Format of A/D Converter Mode Register (ADM)

Address: FFF30H After reset: 00H R/W



ADCS	A/D conversion operation control
0	Stops conversion operation
1	Enables conversion operation


ADMD	A/D conversion operation mode specification
0	Select mode
1	Scan mode

ADCE	A/D voltage comparator operation control ^{Note 2}
0	Stops A/D voltage comparator operation
1	Enables A/D voltage comparator operation (A/D voltage comparator: 1/2AVREF operation)

- Notes 1. For details of FR2 to FR0, LV1, LV0, and A/D conversion, see Table 11-2 A/D Conversion Time Selection.
  - 2. The operation of the A/D voltage comparator is controlled by ADCS and ADCE, and it takes 1 µs from operation start to operation stabilization. Therefore, when ADCS is set to 1 after 1 µs or more has elapsed from the time ADCE is set to 1, the conversion result at that time has priority over the first conversion result. Otherwise, ignore data of the first conversion.

ADCS	ADCE	A/D Conversion Operation
0	0	Stop status (DC power consumption path does not exist)
0	1	Conversion waiting mode (A/D voltage comparator: 1/2AVREF operation, only comparator consumes power)
1	0	Setting prohibited
1	1	Conversion mode (A/D voltage comparator: 1/2AVREF operation)

## Table 11-1. Settings of ADCS and ADCE



# Figure 11-4. Timing Chart When A/D Voltage Comparator Is Used

- **Note** To stabilize the internal circuit, the time from the rising of the ADCE bit to the falling of the ADCS bit must be 1  $\mu$ s or longer.
- Caution A/D conversion must be stopped before rewriting bits FR0 to FR2, LV1, and LV0 to values other than the identical data.

# Table 11-2. A/D Conversion Time Selection (1/3)

A/D (	Converte	r Mode F	legister (	ADM)	Mode		Conversion Time Selection																		
FR2	FR1	FR0	LV1	LV0		fclк = 2 MHz	fclк = 5 MHz	fclk = 10 MHz	fclk = 20 MHz	Clock (fad)															
0	0	0	0	0	Standard	Setting prohibited	Setting prohibited	34.2 <i>μ</i> s	17.1 <i>μ</i> s	fclк/20															
0	0	1					34.4 <i>μ</i> s	17.2 <i>μ</i> s	8.6 <i>µ</i> s	fclк/10															
0	1	0					27.6 <i>µ</i> s	13.8 <i>µ</i> s	6.9 <i>μ</i> s	fclk/8															
0	1	1				52.0 <i>µ</i> s	20.8 <i>µ</i> s	10.4 <i>μ</i> s	5.2 <i>μ</i> s	fськ/6															
1	0	0				35.0 <i>μ</i> s	14.0 <i>μ</i> s	7.0 <i>μ</i> s	Setting prohibited	fськ/4															
1	0	1				26.5 <i>μ</i> s	10.6 <i>µ</i> s	5.3 <i>μ</i> s		fclк/3															
1	1	0				18.0 <i>µ</i> s	7.2 <i>μ</i> s	Setting prohibited		fclk/2															
1	1	1				9.5 <i>μ</i> s	Setting prohibited			fclk															
×	×	×	0	1	Voltage boost	Setting prohibit	_																		
0	0	0	1	0	High	Setting	64.4 μs	32.2 <i>µ</i> s	16.1 <i>μ</i> s	fclк/20															
0	0	1			speed 1	prohibited	32.4 <i>µ</i> s	16.2 <i>μ</i> s	8.1 <i>µ</i> s	fclк/10															
0	1	0					65.0 μs	26.0 <i>µ</i> s	13.0 <i>µ</i> s	6.5 <i>μ</i> s	fclk/8														
0	1	1		-																	49.0 <i>µ</i> s	19.6 <i>µ</i> s	9.8 <i>µ</i> s	4.9 <i>μ</i> s	fclk/6
1	0	0						33.0 <i>µ</i> s	13.2 <i>µ</i> s	6.6 <i>μ</i> s	3.3 <i>μ</i> s	fськ/4													
1	0	1							25.0 <i>µ</i> s	10.0 <i>µ</i> s	5.0 <i>μ</i> s	2.5 <i>μ</i> s	fclк/3												
1	1	0															17.0 <i>μ</i> s	6.8 <i>μ</i> s	3.4 <i>μ</i> s	Setting prohibited	fclk/2				
1	1	1				9.0 <i>μ</i> s	3.6 <i>μ</i> s	Setting prohibited		fclk															
0	0	0	1	1	High	Setting prohibited	Setting prohibited	34.2 <i>μ</i> s	17.1 <i>μ</i> s	fclк/20															
0	0	1			speed 2		34.4 <i>μ</i> s	17.2 <i>μ</i> s	8.6 <i>μ</i> s	fclk/10															
0	1	0					27.6 <i>µ</i> s	13.8 <i>µ</i> s	6.9 <i>µ</i> s	fclk/8															
0	1	1				52.0 <i>µ</i> s	20.8 <i>µ</i> s	10.4 <i>µ</i> s	5.2 <i>μ</i> s	fclk/6															
1	0	0				35.0 <i>μ</i> s	14.0 <i>μ</i> s	7.0 <i>μ</i> s	3.5 <i>μ</i> s	fськ/4															
1	0	1					26.5 μs	10.6 <i>μ</i> s	5.3 <i>μ</i> s	Setting prohibited	fclк/3														
1	1	0				18.0 <i>µ</i> s	7.2 μs	3.6 <i>µ</i> s		fclк/2															
1	1	1				9.5 <i>μ</i> s	3.8 <i>µ</i> s	Setting prohibited		fclĸ															

# (1) $4.0 V \le AV_{REF} \le 5.5 V$

Cautions 1. When rewriting FR2 to FR0, LV1, and LV0 to other than the same data, stop A/D conversion once (ADCS = 0) beforehand.

2. The above conversion time does not include clock frequency errors. Select conversion time, taking clock frequency errors into consideration.

Remark fclk: CPU/peripheral hardware clock frequency

# Table 11-2. A/D Conversion Time Selection (2/3)

A/D C	Converter	Mode R	egister (	ADM)	Mode		Conversion Time Selection														
FR2	FR1	FR0	LV1	LV0		fclk = 2 MHz	fclк = 5 MHz	fclk = 10 MHz	fclk = 20 MHz	Clock (fad)											
0	0	0	0	0	Standard	Setting prohibited	Setting prohibited	34.2 <i>μ</i> s	17.1 <i>μ</i> s	fclk/20											
0	0	1					34.4 <i>µ</i> s	17.2 <i>μ</i> s	8.6 <i>μ</i> s	fclк/10											
0	1	0					27.6 <i>µ</i> s	13.8 <i>µ</i> s	Setting prohibited	fclk/8											
0	1	1				52.0 μs	20.8 <i>µ</i> s	10.4 <i>µ</i> s		fclk/6											
1	0	0				35.0 <i>μ</i> s	14.0 <i>μ</i> s	Setting prohibited		fськ/4											
1	0	1				26.5 μs	10.6 <i>µ</i> s			fclk/3											
1	1	0				18.0 <i>μ</i> s	Setting prohibited			fclk/2											
1	1	1				9.5 <i>μ</i> s				fclk											
×	×	×	0	1	Voltage boost	Setting prohibit		-													
×	×	×	1	0	High speed 1	Setting prohibit	ed			_											
0	0	0	1	1	High	Setting prohibited	Setting prohibited	34.2 <i>μ</i> s	17.1 <i>μ</i> s	fclк/20											
0	0	1		l		speed 2	speed 2		34.4 <i>μ</i> s	17.2 <i>µ</i> s	8.6 <i>μ</i> s	fclк/10									
0	1	0					27.6 <i>µ</i> s	13.8 <i>µ</i> s	6.9 <i>μ</i> s	fclk/8											
0	1	1				52.0 <i>µ</i> s	20.8 <i>µ</i> s	10.4 <i>μ</i> s	5.2 <i>μ</i> s	fclk/6											
1	0	0				35.0 <i>μ</i> s	14.0 <i>μ</i> s	7.0 μs	3.5 <i>μ</i> s	fськ/4											
1	0	1				26.5 μs	10.6 <i>μ</i> s	5.3 <i>μ</i> s	Setting prohibited	fclк/3											
1	1	0												l		F	18.0 <i>μ</i> s	7.2 <i>μ</i> s	3.6 <i>μ</i> s		fськ/2
1	1	1				9.5 <i>μ</i> s	3.8 <i>µ</i> s	Setting prohibited		fclk											

(2) 2.7 V  $\leq$  AV_{REF}  $\leq$  5.5 V

Cautions 1. When rewriting FR2 to FR0, LV1, and LV0 to other than the same data, stop A/D conversion once (ADCS = 0) beforehand.

2. The above conversion time does not include clock frequency errors. Select conversion time, taking clock frequency errors into consideration.

Remark fclk: CPU/peripheral hardware clock frequency

#### Table 11-2. A/D Conversion Time Selection (3/3)

# (3) 1.8 V $\leq$ AV_{REF} $\leq$ 4.0 V

A/D C	Converte	Mode F	legister (	ADM)	Mode			Conversion				
FR2	FR1	FR0	LV1	LV0		fclk = 2 MHz	fclk = 5 MHz	fclk = 10 MHz	fclk = 20 MHz	Clock (fad)		
×	×	×	0	0	Standard	Setting prohibit	ted					
0	0	0	0	1	Voltage boost	Setting prohibited	Setting prohibited	48.2 <i>µ</i> s	24.1 <i>μ</i> s	fclк/20		
0	0	1					48.4 <i>μ</i> s	24.2 <i>μ</i> s	Setting	fclк/10		
0	1	0					38.8 <i>µ</i> s	Setting	prohibited	fclк/8		
0	1	1					29.2 <i>μ</i> s	prohibited		fclk/6		
1	0	0				49.0 <i>μ</i> s	Setting			fськ/4		
1	0	1				37.0 <i>μ</i> s	prohibited			fclк/3		
1	1	0				25.0 <i>μ</i> s				fclk/2		
1	1	1				Setting prohibited				fclk		
×	×	×	1	0	High speed 1	Setting prohibit		-				
×	×	×	1	1	High speed 2	Setting prohibit	Setting prohibited					
	Othe	er than al	bove		Setting pro	Setting prohibited						

Cautions 1. When rewriting FR2 to FR0, LV1, and LV0 to other than the same data, stop A/D conversion once (ADCS = 0) beforehand.

2. The above conversion time does not include clock frequency errors. Select conversion time, taking clock frequency errors into consideration.

**Remark** folk: CPU/peripheral hardware clock frequency




Figure 11-5. A/D Converter Sampling and A/D Conversion Timing

#### (3) 10-bit A/D conversion result register (ADCR)

This register is a 16-bit register that stores the A/D conversion result in the select mode. The lower 6 bits are fixed to 0. Each time A/D conversion ends, the conversion result is loaded from the successive approximation register. The higher 8 bits of the conversion result are stored in FFF1FH and the lower 2 bits are stored in the higher 2 bits of FFF1EH.

ADCR can be read by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

# Figure 11-6. Format of 10-bit A/D Conversion Result Register (ADCR)

Address: FFF1FH, FFF1EH After reset: 0000H R

Symbol	FFF1FH							 FFF1EH								
ADCR										0	0	0	0	0	0	

Caution When writing to A/D converter mode register (ADM), analog input channel specification register (ADS), and A/D port configuration register (ADPC), the contents of ADCR may become undefined. Read the conversion result following conversion completion before writing to ADM, ADS, and ADPC. Using timing other than the above may cause an incorrect conversion result to be read.

## (4) 8-bit A/D conversion result register (ADCRH)

This register is an 8-bit register that stores the A/D conversion result. The higher 8 bits of 10-bit resolution are stored.

ADCRH can be read by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

# Figure 11-7. Format of 8-bit A/D Conversion Result Register (ADCRH)

Address: FFF1FH		After reset:	00H R						
Symbol	7	6	5	4	3	2	1	0	_
ADCRH									

Caution When writing to A/D converter mode register (ADM), analog input channel specification register (ADS), and A/D port configuration register (ADPC), the contents of ADCRH may become undefined. Read the conversion result following conversion completion before writing to ADM, ADS, and ADPC. Using timing other than the above may cause an incorrect conversion result to be read.

### (5) Analog input channel specification register (ADS)

This register specifies the input channel of the analog voltage to be A/D converted. ADS can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

# Figure 11-8. Format of Analog Input Channel Specification Register (ADS) (1/2)

Address	s: FFF31H Af	ter reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
ADS	0	ADOAS	0	0	ADS3	ADS2	ADS1	ADS0
KC3-L (44-pin) KC3-L (48-pin) KD3-L KE3-L	O Select mod	de (ADMD = 0	)					
44-pin) 48-pin)	ADOAS	ADS3	ADS2	ADS1	ADS0	Analog input channel	Input s	ource
$\uparrow \uparrow \uparrow$	0	0	0	0	0	ANIO	P20/ANI0 pin	
	0	0	0	0	1	ANI1	P21/ANI1 pin	
	0	0	0	1	0	ANI2	P22/ANI2 pin	
Note 1 Note 1 Note 1	0	0	0	1	1	ANI3	P23/ANI3 pin	
	0	0	1	0	0	ANI4	P24/ANI4 pin	
	0	0	1	0	1	ANI5	P25/ANI5 pin	
	0	0	1	1	0	ANI6	P26/ANI6 pin	
	0	0	1	1	1	ANI7	P27/ANI7 pin	
	0	1	0	0	0	ANI8	P150/ANI8 pin	
	0	1	0	0	1	ANI9	P151/ANI9 pin	
↑ Note 2	0	1	0	1	0	ANI10	P152/ANI10 pi	n
Note 2	0	1	0	1	1	ANI11	P153/ANI11 pi	n
	1	×	×	×	×	PGAO	Programmable amplifier outpu	-
	Other than the above						ited	

Notes 1. Setting permitted

2. Setting prohibited

Cautions 1. Be sure to clear bits 4, 5, and 7 to "0".

- 2 Set a channel to be used for A/D conversion in the input mode by using port mode registers 2, 15, and 8 (PM2, PM15, PM8).
- 3. Do not set the pin that is set by ADPC as digital I/O by ADS.
- 4. Select the output signal (PGAO) of the programmable gain amplifier from PGAI pin as the analog input after setting the operation of the programmable gain amplifier (refer to 11.4.1 Basic operations of A/D converter).

### Remarks 1. ×: don't care

P20/ANI0 to P27/ANI9, P150/ANI8, P151/ANI9: 78K0R/KC3-L (44-pin)
 P20/ANI0 to P27/ANI9, P150/ANI8 to P152/ANI10: 78K0R/KC3-L (48-pin) and 78K0R/KD3-L
 P20/ANI0 to P27/ANI9, P150/ANI8 to P153/ANI11: 78K0R/KE3-L

	Address	: FFF31H Af	ter reset: 00H	R/W						
5	Symbol	7	6	5	4	3	2		1	0
	ADS	0	ADOAS	0	0	ADS3	ADS2	AD	IS1	ADS0
KD3-L KE3-L	KC3-L (44-pin)	O Scan mode	e (ADMD = 1)							
, To	(44-r	ADOAS	ADS3	ADS2	ADS1	ADS0		Analog inp	ut channel	
, , ,	nini)						Scan 0	Scan 1	Scan 2	Scan 3
Î Î	Î	0	0	0	0	0	ANI0	ANI1	ANI2	ANI3
		0	0	0	0	1	ANI1	ANI2	ANI3	ANI4
		0	0	0	1	0	ANI2	ANI3	ANI4	ANI5
Note 1 Note 1 Note	1 Note 1	0	0	0	1	1	ANI3	ANI4	ANI5	ANI6
		0	0	1	0	0	ANI4	ANI5	ANI6	ANI7
		0	0	1	0	1	ANI5	ANI6	ANI7	ANI8
	+	0	0	1	1	0	ANI6	ANI7	ANI8	ANI9
	Note 2	0	0	1	1	1	ANI7	ANI8	ANI9	ANI10
		1	0	0	0	0	PGAO	ANI0	ANI1	ANI2
		1	0	0	0	1	PGAO	ANI1	ANI2	ANI3
		1	0	0	1	0	PGAO	ANI2	ANI3	ANI4
		1	0	0	1	1	PGAO	ANI3	ANI4	ANI5
	Note 1	1	0	1	0	0	PGAO	ANI4	ANI5	ANI6
		1	0	1	0	1	PGAO	ANI5	ANI6	ANI7
		1	0	1	1	0	PGAO	ANI6	ANI7	ANI8
	$\downarrow$	1	0	1	1	1	PGAO	ANI7	ANI8	ANI9
			Oth	ner than the ab	ove			Setting p	rohibited	

#### Figure 11-8. Format of Analog Input Channel Specification Register (ADS) (2/2)

Notes 1. Setting permitted

2. Setting prohibited

Cautions 1. Be sure to clear bits 4, 5, and 7 to "0".

- 2 Set a channel to be used for A/D conversion in the input mode by using port mode registers 2, 15, and 8 (PM2, PM15, PM8).
- 3. Do not set the pin that is set by ADPC as digital I/O by ADS.
- 4. Select the output signal (PGAO) of the programmable gain amplifier from PGAI pin as the analog input after setting the operation of the programmable gain amplifier (refer to 11.4.1 Basic operations of A/D converter).

Remarks 1. ×: don't care

P20/ANI0 to P27/ANI9, P150/ANI8, P151/ANI9: 78K0R/KC3-L (44-pin)
 P20/ANI0 to P27/ANI9, P150/ANI8 to P152/ANI10: 78K0R/KC3-L (48-pin) and 78K0R/KD3-L
 P20/ANI0 to P27/ANI9, P150/ANI8 to P153/ANI11: 78K0R/KE3-L

# (6) A/D port configuration register (ADPC)

This register switches the ANI0/P20 to ANI7/P27 and ANI8/P150 to ANI11/P153 pins to analog input of A/D converter or digital I/O of port.

ADPC can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 10H.

#### Figure 11-9. Format of A/D Port Configuration Register (ADPC)

Address	: F0017H	After reset: 10H	R/W					
Symbol	7	6	5	4	3	2	1	0
ADPC	0	0	0	ADPC4	ADPC3	ADPC2	ADPC1	ADPC0

ADP	ADP	ADP	ADP	ADP		Analog input (A)/digital I/O (D) switching										
C4	C3	C2	C1	C0		Por	t <b>1</b> 5					Por	t 2			
					ANI11 /P153	ANI10 /P152	ANI9 /P151	ANI8 /P150	ANI7 /P27	ANI6 /P26	ANI5 /P25	ANI4 /P24	ANI3 /P23	ANI2 /P22	ANI1 /P21	ANI0 /P20
0	0	0	0	0	А	А	А	А	А	А	А	А	А	А	А	А
0	0	0	0	1	А	А	А	А	А	Α	А	А	А	А	Α	D
0	0	0	1	0	А	А	А	А	А	А	А	А	А	А	D	D
0	0	0	1	1	А	А	А	Α	Α	Α	А	А	А	D	D	D
0	0	1	0	0	А	А	А	Α	Α	А	А	А	D	D	D	D
0	0	1	0	1	А	А	А	А	А	А	А	D	D	D	D	D
0	0	1	1	0	А	А	А	Α	А	А	D	D	D	D	D	D
0	0	1	1	1	А	А	А	Α	Α	D	D	D	D	D	D	D
0	1	0	0	0	А	А	А	А	D	D	D	D	D	D	D	D
0	1	0	0	1	А	А	А	D	D	D	D	D	D	D	D	D
0	1	0	1	0	А	А	D	D	D	D	D	D	D	D	D	D
0	1	0	1	1	А	D	D	D	D	D	D	D	D	D	D	D
1	0	0	0	0	D	D	D	D	D	D	D	D	D	D	D	D
Ot	ther th	nan th	e abo	ve	Setting	prohibit	ed									

- Cautions 1. Set a channel to be used for A/D conversion in the input mode by using port mode register 2 and 15 (PM2, PM15).
  - 2. Do not set the pin that is set by ADPC as digital I/O by the analog input channel specification register (ADS).
- Remark
   P20/ANI0 to P27/ANI9, P150/ANI8, P151/ANI9:
   78K0R/KC3-L (44-pin)

   P20/ANI0 to P27/ANI9, P150/ANI8 to P152/ANI10:
   78K0R/KC3-L (48-pin) and 78K0R/KD3-L

   P20/ANI0 to P27/ANI9, P150/ANI8 to P153/ANI11:
   78K0R/KC3-L (48-pin) and 78K0R/KD3-L

# (7) Port input mode register 8 (PIM8)

This register enables or disables the digital input of port 8 in 1-bit units.

Disable the digital input (used as analog input) to use the PGAI pin as the analog input. Enable the digital input to use the port function, or the external interrupt and timer Hi-Z control functions, because the digital input is disabled (used as analog input) in the initial state.

PIM8 can be set by a 1-bit or 8-bit memory manipulation instruction.

Enables digital input

Reset signal generation clears this register to 00H.

0

# Figure 11-10. Format of Port Input Mode Register 8 (PIM8)

Address: I	F0048H	After reset: 0	0H R/W					
Symbol	7	6	5	4	3	2	1	0
PIM8	0	0	0	0	PIM83	PIM82	PIM81	PIM80
	PIM8n	Se	Selection of enabling or disabling P8n pin digital input (n = 0 to 3)					
	0	Disables d	isables digital input (used as analog input)					

# (8) Port mode registers 2, 15, and 8 (PM2, PM15, PM8)

When using the ANI0/P20 to ANI7/P27, ANI8/P150 to ANI11/P153, and PGAI/P80 pins for analog input port, set PM20 to PM27, PM150 to PM153, and PM80 to 1. The output latches of P20 to P27, P150 to P153, and P80 at this time may be 0 or 1.

If PM20 to PM27, PM150 to PM153, and PM80 are set to 0, they cannot be used as analog input port pins.

PM2, PM15, and PM8 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

# Caution If a pin is set as an analog input port, not the pin level but "0" is always read.

 Remark
 P20/ANI0 to P27/ANI9, P150/ANI8, P151/ANI9:
 78K0R/KC3-L (44-pin)

 P20/ANI0 to P27/ANI9, P150/ANI8 to P152/ANI10:
 78K0R/KC3-L (48-pin) and 78K0R/KD3-L

 P20/ANI0 to P27/ANI9, P150/ANI8 to P153/ANI11:
 78K0R/KC3-L (48-pin) and 78K0R/KD3-L

# Figure 11-11. Formats of Port Mode Registers 2, 15, and 8 (PM2, PM15, PM8)

Address	s: FFF22H	A	fter reset: FFH	R/W					
Symbol	7		6	5	4	3	2	1	0
PM2	PM27		PM26	PM25	PM24	PM23	PM22	PM21	PM20
-									
Address	: FFF28H	Aft	ter reset: FFH	R/W					
Symbol	7		6	5	4	3	2	1	0
PM8	1		1	1	1	PM83	PM82	PM81	PM80
Address	: FFF2FH	Af	ter reset: FFH	R/W					
Symbol	7		6	5	4	3	2	1	0
PM15	1		1	1	1	PM153	PM152	PM151	PM150
	PMmn	۱		Pmn pin l	I/O mode selec	tion (mn = 20 to	o 27, 150 to 153	3, 80 to 83)	
	0		Output mode	(output buffer	on)				
	1		Input mode («	output buffer of	ff)				

**Remark** The figure shown above presents the format of port mode register 2, 8 and 15 of 78K0R/KE3-L products. For the format of port mode register of other products, see (1) Port mode registers (PMxx) in 4.3 Registers Controlling Port Function. The ANI0/P20 to ANI7/P27, ANI8/P150 to ANI11/P153, and PGAI/P80 pins are as shown below depending on the settings of ADPC, ADS, PM2, PM15, and PM8.

ADPC	PM2, PM15, and PM8	ADS	ANI0/P20 to ANI7/P27, ANI8/P150 to ANI11/P153, and PGAI/P80 Pins
Digital I/O selection	Input mode	_	Digital input
	Output mode	_	Digital output
Analog input selection	Input mode	Selects ANI.	Analog input (to be converted)
		Does not select ANI.	Analog input (not to be converted)
	Output mode	Selects ANI.	Setting prohibited
		Does not select ANI.	

Table 11-3. Setting Functions of ANI0/P20 to ANI7/P27, ANI8/P150 to ANI11/P153, and PGAI/P80 Pins

 Remark
 P20/ANI0 to P27/ANI9, P150/ANI8, P151/ANI9:
 78K0R/KC3-L (44-pin)

 P20/ANI0 to P27/ANI9, P150/ANI8 to P152/ANI10:
 78K0R/KC3-L (48-pin) and 78K0R/KD3-L

 P20/ANI0 to P27/ANI9, P150/ANI8 to P153/ANI11:
 78K0R/KC3-L (48-pin) and 78K0R/KD3-L

# 11.4 A/D Converter Operations

### 11.4.1 Basic operations of A/D converter

- <1> Set bit 5 (ADCEN) of peripheral enable register 0 (PER0) to 1 to start the supply of the input clock to the A/D converter.
- <2> Set the A/D conversion time by using bits 5 to 1 (FR2 to FR0, LV1, and LV0) of ADM, and set the operation mode by using bit 6 (ADMD) of ADM.
- <3> Set bit 0 (ADCE) of A/D converter mode register (ADM) to 1 to start the operation of the A/D voltage comparator.
- <4> Set the channels for A/D conversion to analog input by using the A/D port configuration register (ADPC) and set to input mode by using port mode registers (PM2, PM15, and PM8).
- <5> Set the programmable gain amplifier operation to set the programmable gain amplifier output (PGAI pin) for the analog input channel (refer to 8.4.1 Starting comparator and programmable gain amplifier operation).
- <6> Select one channel for A/D conversion using the analog input channel specification register (ADS).
- <7> Start the conversion operation by setting bit 7 (ADCS) of ADM to 1. (<8> to <14> are operations performed by hardware.)
- <8> The voltage input to the selected analog input channel is sampled by the sample & hold circuit.
- <9> When sampling has been done for a certain time, the sample & hold circuit is placed in the hold state and the sampled voltage is held until the A/D conversion operation has ended.
- <10> Bit 9 of the successive approximation register (SAR) is set. The series resistor string voltage tap is set to (1/2) AV_{REF} by the tap selector.
- <11> The voltage difference between the series resistor string voltage tap and sampled voltage is compared by the voltage comparator. If the analog input is greater than (1/2) AVREF, the MSB of SAR remains set to 1. If the analog input is smaller than (1/2) AVREF, the MSB is reset to 0.
- <12> Next, bit 8 of SAR is automatically set to 1, and the operation proceeds to the next comparison. The series resistor string voltage tap is selected according to the preset value of bit 9, as described below.
  - Bit 9 = 1: (3/4) AVREF
  - Bit 9 = 0: (1/4) AVREF

The voltage tap and sampled voltage are compared and bit 8 of SAR is manipulated as follows.

- Sampled voltage ≥ Voltage tap: Bit 8 = 1
- Sampled voltage < Voltage tap: Bit 8 = 0
- <13> Comparison is continued in this way up to bit 0 of SAR.
- <14> Upon completion of the comparison of 10 bits, an effective digital result value remains in SAR, and the result value is transferred to the A/D conversion result register (ADCR, ADCRH) and then latched.

At the same time, the A/D conversion end interrupt request (INTAD) can also be generated.

<15> Repeat steps <8> to <14>, until ADCS is cleared to 0.

To stop the A/D converter, clear ADCS to 0.


To restart A/D conversion from the status of ADCE = 1, start from <7>. To start A/D conversion again when ADCE = 0, set ADCE to 1, wait for 1  $\mu$ s or longer, and start <7>. To change a channel of A/D conversion, start from <6>.

### Caution Make sure the period of <3> to <7> is 1 $\mu$ s or more.

**Remark** Two types of A/D conversion result registers are available.

- ADCR (16 bits): Store 10-bit A/D conversion value
- ADCRH (8 bits): Store 8-bit A/D conversion value





A/D conversion operations are performed continuously until bit 7 (ADCS) of A/D converter mode register (ADM) is reset (0) by software.

If a write operation is performed to the analog input channel specification register (ADS) during an A/D conversion operation, the conversion operation is initialized, and if the ADCS bit is set (1), conversion starts again from the beginning.

Reset signal generation clears the A/D conversion result register (ADCR, ADCRH) to 0000H or 00H.

### 11.4.2 Input voltage and conversion results

The relationship between the analog input voltage input to the analog input pins (ANI0 to ANI11, PGAI) and the theoretical A/D conversion result (stored in the 10-bit A/D conversion result register (ADCR)) is shown by the following expression.

SAR = INT 
$$(\frac{V_{AIN}}{AV_{REF}} \times 1024 + 0.5)$$
  
ADCR = SAR × 64

or

$$(\frac{ADCR}{64} - 0.5) \times \frac{AV_{\mathsf{REF}}}{1024} \le V_{\mathsf{AIN}} < (\frac{ADCR}{64} + 0.5) \times \frac{AV_{\mathsf{REF}}}{1024}$$

 where, INT():
 Function which returns integer part of value in parentheses

 VAIN:
 Analog input voltage

 AVREF:
 AVREF pin voltage

 ADCR:
 A/D conversion result register (ADCR) value

 SAR:
 Successive approximation register

Figure 11-13 shows the relationship between the analog input voltage and the A/D conversion result.




Figure 11-13. Relationship Between Analog Input Voltage and A/D Conversion Result

Remark ANI0 to ANI9: 78K0R/KC3-L (44-pin) ANI0 to ANI10: 78K0R/KC3-L (48-pin) and 78K0R/KD3-L ANI0 to ANI11: 78K0R/KE3-L

# 11.4.3 A/D converter operation modes

The select mode and scan mode are provided as the A/D converter operation modes.

# (1) Select mode

One analog input specified by the analog input channel specification register (ADS), while the ADMD bit of A/D converter mode register (ADM) is 0, is A/D converted.

When A/D conversion is complete, the conversion result is stored in the A/D conversion result register (ADCR) and the A/D conversion end interrupt request signal (INTAD) is generated.

After A/D conversion has been completed, A/D conversion is repeated successively, unless the ADCS bit is set to 0.

If anything is written to ADM or ADS during conversion, A/D conversion is aborted. In this case, A/D conversion is started again from the beginning.




Figure 11-14. Example of Select Mode Operation Timing

# (2) Scan mode


The four analog input channels of scans 0 to 3, which are specified by the analog input channel specification register (ADS), while the ADMD bit of A/D converter mode register (ADM) is 1, are A/D converted successively. A/D conversion is performed in sequence, starting from the analog input channel specified by scan 0.

When A/D conversion of one analog input is complete, the conversion result is stored in the A/D conversion result register (ADCR) and the A/D conversion end interrupt request signal (INTAD) is generated.

The A/D conversion results of all the analog input channels are stored in ADCR. It is therefore recommended to save the contents of ADCR to RAM, once A/D conversion of one analog input channel has been completed.

After A/D conversion has been completed, A/D conversion is repeated successively, unless the ADCS bit is set to 0.

If anything is written to ADM or ADS during conversion, A/D conversion is aborted. In this case, A/D conversion is started again from the analog input channel of scan 0.





The setting methods are described below.

- <1> Set bit 5 (ADCEN) of peripheral enable register 0 (PER0) to 1.
- <2> Select the conversion time by using bits 5 to 1 (FR2 to FR0, LV1, and LV0) of ADM, and select the operation mode by using bit 6 (ADMD) of ADM.
- <3> Set bit 0 (ADCE) of A/D converter mode register (ADM) to 1.
- <4> Set the channel to be used in the analog input mode by using bits 4 to 0 (ADPC4 to ADPC0) of the A/D port configuration register (ADPC), bits 7 to 0 (PM27 to PM20) of port mode register 2 (PM2), bits 3 to 0 (PM153 to PM150) of port mode register 15 (PM15), and bit 0 (PM80) of port mode register 8 (PM8).
- <5> Set the programmable gain amplifier operation to set the programmable gain amplifier output (PGAI pin) for the analog input channel (refer to 8.4.1 Starting comparator and programmable gain amplifier operation).
- <6> Select a channel to be used by using bits 6 and 3 to 0 (ADOAS, ADS3 to ADS0) of the analog input channel specification register (ADS).
- <7> Set bit 7 (ADCS) of ADM to 1 to start A/D conversion.
- <8> When one A/D conversion has been completed, an interrupt request signal (INTAD) is generated.
- <9> Transfer the A/D conversion data to the A/D conversion result register (ADCR, ADCRH).

<Change the channel>

- <10> Change the channel using bits 6 and 3 to 0 (ADOAS, ADS3 to ADS0) of ADS to start A/D conversion.
- <11> When one A/D conversion has been completed, an interrupt request signal (INTAD) is generated.

<12> Transfer the A/D conversion data to the A/D conversion result register (ADCR, ADCRH).

- <Complete A/D conversion>
  - <13> Clear ADCS to 0.
  - <14> Clear ADCE to 0.
  - <15> Clear bit 5 (ADCEN) of peripheral enable register 0 (PER0) to 0.

Cautions 1. Make sure the period of <3> to <7> is 1  $\mu$ s or more.

- 2. <3> may be done between <4> and <6>.
- 3. <3> can be omitted. However, ignore data of the first conversion after <7> in this case.
- 4. The period from <8> to <11> differs from the conversion time set using bits 5 to 1 (FR2 to FR0, LV1, LV0) of ADM. The period from <10> to <11> is the conversion time set using FR2 to FR0, LV1, and LV0.

# 11.5 How to Read A/D Converter Characteristics Table

Here, special terms unique to the A/D converter are explained.

### (1) Resolution

This is the minimum analog input voltage that can be identified. That is, the percentage of the analog input voltage per bit of digital output is called 1LSB (Least Significant Bit). The percentage of 1LSB with respect to the full scale is expressed by %FSR (Full Scale Range).

1LSB is as follows when the resolution is 10 bits.

 $1LSB = 1/2^{10} = 1/1024$ = 0.098%FSR

Accuracy has no relation to resolution, but is determined by overall error.

### (2) Overall error


This shows the maximum error value between the actual measured value and the theoretical value. Zero-scale error, full-scale error, integral linearity error, and differential linearity errors that are combinations of these express the overall error.

Note that the quantization error is not included in the overall error in the characteristics table.

#### (3) Quantization error

When analog values are converted to digital values, a ±1/2LSB error naturally occurs. In an A/D converter, an analog input voltage in a range of ±1/2LSB is converted to the same digital code, so a quantization error cannot be avoided.

Note that the quantization error is not included in the overall error, zero-scale error, full-scale error, integral linearity error, and differential linearity error in the characteristics table.



# Figure 11-16. Overall Error

# (4) Zero-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (1/2LSB) when the digital output changes from 0.....000 to 0.....001.

If the actual measurement value is greater than the theoretical value, it shows the difference between the actual measurement value of the analog input voltage and the theoretical value (3/2LSB) when the digital output changes from 0.....001 to 0.....010.

AVREF

# (5) Full-scale error


This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (Full-scale -3/2LSB) when the digital output changes from 1.....110 to 1.....111.

### (6) Integral linearity error

This shows the degree to which the conversion characteristics deviate from the ideal linear relationship. It expresses the maximum value of the difference between the actual measurement value and the ideal straight line when the zero-scale error and full-scale error are 0.


# (7) Differential linearity error

While the ideal width of code output is 1LSB, this indicates the difference between the actual measurement value and the ideal value.



### Figure 11-18. Zero-Scale Error

Figure 11-20. Integral Linearity Error









Figure 11-21. Differential Linearity Error




# (8) Conversion time

This expresses the time from the start of sampling to when the digital output is obtained. The sampling time is included in the conversion time in the characteristics table.

### (9) Sampling time

This is the time the analog switch is turned on for the analog voltage to be sampled by the sample & hold circuit.



### 11.6 Cautions for A/D Converter

### (1) Operating current in STOP mode

The A/D converter stops operating in the STOP mode. At this time, the operating current can be reduced by clearing bit 7 (ADCS) and bit 0 (ADCE) of A/D converter mode register (ADM) to 0.

To restart from the standby status, clear bit 0 (ADIF) of interrupt request flag register 1L (IF1L) to 0 and start operation.

### (2) Input range of ANI0 to ANI11

Observe the rated range of the ANI0 to ANI11 input voltage. If a voltage of AVREF or higher and AVss or lower (even in the range of absolute maximum ratings) is input to an analog input channel, the converted value of that channel becomes undefined. In addition, the converted values of the other channels may also be affected.

### (3) Conflicting operations

<1> Conflict between A/D conversion result register (ADCR, ADCRH) write and ADCR or ADCRH read by instruction upon the end of conversion ADCR or ADCRH read has priority. After the read operation, the new conversion result is written to ADCR

ADCR or ADCRH read has priority. After the read operation, the new conversion result is written to ADCR or ADCRH.

<2> Conflict between ADCR or ADCRH write and A/D converter mode register (ADM) write, analog input channel specification register (ADS), or A/D port configuration register (ADPC) write upon the end of conversion

ADM, ADS, or ADPC write has priority. ADCR or ADCRH write is not performed, nor is the conversion end interrupt signal (INTAD) generated.


# (4) Noise countermeasures

To maintain the 10-bit resolution, attention must be paid to noise input to the AVREF pin and pins ANI0 to ANI11.

- <1> Connect a capacitor with a low equivalent resistance and a good frequency response to the power supply.
- <2> The higher the output impedance of the analog input source, the greater the influence. To reduce the noise, connecting external C as shown in Figure 11-22 is recommended.
- <3> Do not switch these pins with other pins during conversion.
- <4> The accuracy is improved if the HALT mode is set immediately after the start of conversion.

Remark ANI0 to ANI9: 78K0R/KC3-L (44-pin) ANI0 to ANI10: 78K0R/KC3-L (48-pin) and 78K0R/KD3-L ANI0 to ANI11: 78K0R/KE3-L

#### Figure 11-22. Analog Input Pin Connection



#### (5) ANI0/P20 to ANI7/P27 and ANI8/P150 to ANI11/P153

- <1> The analog input pins (ANI0 to AN11) are also used as input port pins (P20 to P27, P150 to P153). When A/D conversion is performed with any of ANI0 to ANI11 selected, do not access P20 to P27 and P150 to P153 while conversion is in progress; otherwise the conversion resolution may be degraded. It is recommended to select pins used as P20 to P27 and P150 to P153 starting with the ANI0/P20 that is the furthest from AVREF.
- <2> If a digital pulse is applied to the pins adjacent to the pins currently used for A/D conversion, the expected value of the A/D conversion may not be obtained due to coupling noise. Therefore, do not apply a pulse to the pins adjacent to the pin undergoing A/D conversion.

#### (6) Input impedance of ANI0 to ANI11 pins

This A/D converter charges a sampling capacitor for sampling during sampling time.

Therefore, only a leakage current flows when sampling is not in progress, and a current that charges the capacitor flows during sampling. Consequently, the input impedance fluctuates depending on whether sampling is in progress, and on the other states.

To make sure that sampling is effective, however, it is recommended to keep the output impedance of the analog input source to within 1 k $\Omega$ , and to connect a capacitor of about 100 pF to the ANI0 to ANI11 pins (see **Figure 11-22**).

### (7) AVREF pin input impedance

A series resistor string of several tens of  $k\Omega$  is connected between the AV_{REF} and AV_{SS} pins. Therefore, if the output impedance of the reference voltage source is high, this will result in a series connection to the series resistor string between the AV_{REF} and AV_{SS} pins, resulting in a large reference voltage error.

 Remark
 P20/ANI0 to P27/ANI9, P150/ANI8, P151/ANI9:
 78K0R/KC3-L (44-pin)

 P20/ANI0 to P27/ANI9, P150/ANI8 to P152/ANI10:
 78K0R/KC3-L (48-pin) and 78K0R/KD3-L


 P20/ANI0 to P27/ANI9, P150/ANI8 to P153/ANI11:
 78K0R/KC3-L (48-pin) and 78K0R/KD3-L

### (8) Interrupt request flag (ADIF)

The interrupt request flag (ADIF) is not cleared even if the analog input channel specification register (ADS) is changed.

Therefore, if an analog input pin is changed during A/D conversion, the A/D conversion result and ADIF for the pre-change analog input may be set just before the ADS rewrite. Caution is therefore required since, at this time, when ADIF is read immediately after the ADS rewrite, ADIF is set despite the fact A/D conversion for the post-change analog input has not ended.

When A/D conversion is stopped and then resumed, clear ADIF before the A/D conversion operation is resumed.





- Remarks 1. 78K0R/KC3-L (44-pin): n = 0 to 9 78K0R/KC3-L (48-pin), 78K0R/KD3-L: n = 0 to 10 78K0R/KE3-L: n = 0 to 11
  - 78K0R/KC3-L (44-pin): m = 0 to 9
     78K0R/KC3-L (48-pin), 78K0R/KD3-L: m = 0 to 10
     78K0R/KE3-L: m = 0 to 11

### (9) Conversion results just after A/D conversion start

The first A/D conversion value immediately after A/D conversion starts may not fall within the rating range if the ADCS bit is set to 1 within 1  $\mu$ s after the ADCE bit was set to 1, or if the ADCS bit is set to 1 with the ADCE bit = 0. Take measures such as polling the A/D conversion end interrupt request (INTAD) and removing the first conversion result.


### (10) A/D conversion result register (ADCR, ADCRH) read operation

When a write operation is performed to A/D converter mode register (ADM), analog input channel specification register (ADS), and A/D port configuration register (ADPC), the contents of ADCR and ADCRH may become undefined. Read the conversion result following conversion completion before writing to ADM, ADS, or ADPC. Using a timing other than the above may cause an incorrect conversion result to be read.

# (11) Internal equivalent circuit

The equivalent circuit of the analog input block is shown below.

# Figure 11-24. Internal Equivalent Circuit of ANIn Pin



AVREF	Mode	R1	C1	C2
$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	Standard	5.2 kΩ	8 pF	6.26 pF
	High speed 1	5.2 kΩ		
	High speed 2	7.8 kΩ		
$2.7~V \leq V_{\text{DD}} < 4.0~V$	Standard	18.6 kΩ		
	High speed 2	7.8 kΩ		
$1.8~V \leq V_{\text{DD}} < 4.0~V$	Voltage boost	169.8 kΩ		

Remarks 1. The resistance and capacitance values shown in Table 11-4 are not guaranteed values.

 78K0R/KC3-L (44-pin): n = 0 to 9 78K0R/KC3-L (48-pin): n = 0 to 10 78K0R/KD3-L: n = 0 to 10 78K0R/KE3-L: n = 0 to 11

# CHAPTER 12 SERIAL ARRAY UNIT

The serial array unit has four serial channels per unit and can use two or more of various serial interfaces (3-wire serial (CSI), UART, and simplified  $I^2C$ ) in combination.

Function assignment of each channel supported by the 78K0R/Kx3-L is as shown below.

Channel	Used as CSI	Used as UART	Used as Simplified I ² C
0	CS100	UART0 (supporting LIN-bus)	-
1	CSI01		-
2	CSI10	UART1	IIC10
3	=		-

(Example of combination) When "UART0" is used for channels 0 and 1, CSI00 and CSI01 cannot be used, but CSI10, UART1, or IIC10 can be used.

# 12.1 Functions of Serial Array Unit

Each serial interface supported by the 78K0R/Kx3-L has the following features.

### 12.1.1 3-wire serial I/O (CSI00, CSI01, CSI10)

This is a clocked communication function that uses three lines: serial clock (SCK) and serial data (SI and SO) lines. [Data transmission/reception]

- Data length of 7 or 8 bits
- Phase control of transmit/receive data
- MSB/LSB first selectable
- Level setting of transmit/receive data

[Clock control]

- Master/slave selection
- Phase control of I/O clock
- · Setting of transfer period by prescaler and internal counter of each channel
- Maximum transfer rate
  - During master communication: Max. fcLk/4, during slave communication: Max. fMck/6 Note

[Interrupt function]

• Transfer end interrupt/buffer empty interrupt

[Error detection flag]

• Overrun error

Note Use the clocks within a range satisfying the SCK cycle time (tkcy) characteristics (see CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET)).

# 12.1.2 UART (UART0, UART1)

This is a start-stop synchronization function using two lines: serial data transmission (TxD) and serial data reception (RxD) lines. It transmits or receives data in asynchronization with the party of communication (by using an internal baud rate). Full-duplex UART communication can be realized by using two channels, one dedicated to transmission (even channel) and the other to reception (odd channel).

[Data transmission/reception]

- Data length of 5, 7, or 8 bits
- Select the MSB/LSB first
- · Level setting of transmit/receive data and select of reverse
- Parity bit appending and parity check functions
- Stop bit appending

[Interrupt function]

- Transfer end interrupt/buffer empty interrupt
- Error interrupt in case of framing error, parity error, or overrun error

[Error detection flag]

• Framing error, parity error, or overrun error

The LIN-bus is accepted in UART0 (0 and 1 channels)

[LIN-bus functions]

- Wakeup signal detection
- Sync break field (SBF) detection
- Sync field measurement, baud rate calculation

External interrupt (INTP0) or timer array unit TAUS is used.

### 12.1.3 Simplified I²C (IIC10)

This is a clocked communication function to communicate with two or more devices by using two lines: serial clock (SCL) and serial data (SDA). This simplified I²C is designed for single communication with a device such as EEPROM, flash memory, or A/D converter, and therefore, it functions only as a master and does not have a function to detect wait states.

Make sure by using software, as well as operating the control registers, that the AC specifications of the start and stop conditions are observed.

[Data transmission/reception]

- Master transmission, master reception (only master function with a single master)
- ACK output function^{Note} and ACK detection function
- Data length of 8 bits (When an address is transmitted, the address is specified by the higher 7 bits, and the least significant bit is used for R/W control.)
- Manual generation of start condition and stop condition

[Interrupt function]

• Transfer end interrupt

[Error detection flag]

- Parity error (ACK error)
- * [Functions not supported by simplified I²C]
  - Slave transmission, slave reception
  - Arbitration loss detection function
  - Wait detection functions
- **Note** When receiving the last data, ACK will not be output if 0 is written to the SOE02 (SOE0 register) bit and serial communication data output is stopped. See the processing flow in **12.7.3 (2)** for details.

**Remark** To use an I²C bus of full function, see CHAPTER 13 SERIAL INTERFACE IICA.

# 12.2 Configuration of Serial Array Unit

The serial array unit includes the following hardware.

Item	Configuration
Shift register	8 bits
Buffer register	Lower 8 bits of serial data register 0n (SDR0n) ^{Note}
Serial clock I/O	SCK00, SCK01, SCK10 pins (for 3-wire serial I/O), SCL10 pin (for simplified I ² C)
Serial data input	SI00, SI01, SI10 pins (for 3-wire serial I/O), RxD0 pin (for UART supporting LIN-bus), RxD1 pins (for UART)
Serial data output	SO00, SO01, SO10 pins (for 3-wire serial I/O), TxD0 pin (for UART supporting LIN-bus), TxD1 pin (for UART), output controller
Serial data I/O	SDA10 pin (for simplified I ² C)
Control registers	<registers block="" of="" setting="" unit=""> <ul> <li>Peripheral enable register 0 (PER0)</li> <li>Serial clock select register 0 (SPS0)</li> </ul> <li>Serial channel enable status register 0 (SE0)</li> <li>Serial channel start register 0 (SS0)</li> <li>Serial channel stop register 0 (ST0)</li> <li>Serial output enable register 0 (SOE0)</li> <li>Serial output register 0 (SO0)</li> <li>Serial output level register 0 (SOL0)</li> <li>Input switch control register 0 (NFEN0)</li> </registers>
	<registers channel="" each="" of=""> Serial data register 0n (SDR0n) Serial mode register 0n (SMR0n) Serial communication operation setting register 0n (SCR0n) Serial status register 0n (SSR0n) Serial flag clear trigger register 0n (SIR0n) Port input mode registers 3, 7 (PIM3, PIM7) Port output mode registers 3, 7 (POM3, POM7) Port mode registers 3, 7 (PM3, PM7) Port registers 3, 7 (P3, P7)</registers>

Table 12-1.	Configuration	of Serial Array Ur	nit
	oomgalalon	0. 00. a. / a. a.	


- **Note** The lower 8 bits of the serial data register 0n (SDR0n) can be read or written as the following SFR, depending on the communication mode.
  - CSIp communication ... SIOp (CSIp data register)
  - UARTq reception ... RXDq (UARTq receive data register)
  - UARTq transmission ... TXDq (UARTq transmit data register)
  - IIC10 communication ... SIO10 (IIC10 data register)


**Remark** n: Channel number (n = 0 to 3),

p: CSI number (p = 00, 01, 10),

q: UART number (q = 0, 1)

Figure 12-1 shows the block diagram of the serial array unit.





### (1) Shift register


This is an 8-bit register that converts parallel data into serial data or vice versa.

During reception, it converts data input to the serial pin into parallel data.

When data is transmitted, the value set to this register is output as serial data from the serial output pin.

The shift register cannot be directly manipulated by program.

To read or write the shift register, use the lower 8 bits of serial data register 0n (SDR0n).



# (2) Lower 8 bits of the serial data register 0n (SDR0n)

SDR0n is the transmit/receive data register (16 bits) of channel n. Bits 7 to 0 function as a transmit/receive buffer register, and bits 15 to 9 are used as a register that sets the division ratio of the operation clock (MCK). When data is received, parallel data converted by the shift register is stored in the lower 8 bits. When data is to be transmitted, set transmit to be transferred to the shift register to the lower 8 bits.

The data stored in the lower 8 bits of this register is as follows, depending on the setting of bits 0 to 2 (DLS0n0 to DLS0n2) of the SCR0n register, regardless of the output sequence of the data.

- 5-bit data length (stored in bits 0 to 4 of SDR0n register) (settable in UART mode only)
- 7-bit data length (stored in bits 0 to 6 of SDR0n register)
- 8-bit data length (stored in bits 0 to 7 of SDR0n register)

SDR0n can be read or written in 16-bit units.

The lower 8 bits of SDR0n of SDR0n can be read or written^{Note} as the following SFR, depending on the communication mode.


- CSIp communication ... SIOp (CSIp data register)
- UARTq reception ... RXDq (UARTq receive data register)
- UARTq transmission ... TXDq (UARTq transmit data register)
- IIC10 communication ... SIO10 (IIC10 data register)

Reset signal generation clears this register to 0000H.

Remarks 1. After data is received, "0" is stored in bits 0 to 7 in bit portions that exceed the data length.

a. n: Channel number (n = 0 to 3),
p: CSI number (p = 00, 01, 10),
q: UART number (q = 0, 1)

**Note** Writing in 8-bit units is prohibited when the operation is stopped (SE0n = 0).



# Figure 12-2. Format of Serial Data Register 0n (SDR0n)

Caution Be sure to clear bit 8 to "0".

- Remarks 1. For the function of the higher 7 bits of SDR0n, see 12.3 Registers Controlling Serial Array Unit.
  - **2.** n: Channel number (n = 0 to 3),

# 12.3 Registers Controlling Serial Array Unit

Serial array unit is controlled by the following registers.

- Peripheral enable register 0 (PER0)
- Serial clock select register 0 (SPS0)
- Serial mode register 0n (SMR0n)
- Serial communication operation setting register 0n (SCR0n)
- Serial data register 0n (SDR0n)
- Serial status register 0n (SSR0n)
- Serial flag clear trigger register 0n (SIR0n)
- Serial channel enable status register 0 (SE0)
- Serial channel start register 0 (SS0)
- Serial channel stop register 0 (ST0)
- Serial output enable register 0 (SOE0)
- Serial output level register 0 (SOL0)
- Serial output register 0 (SO0)
- Input switch control register (ISC)
- Noise filter enable register 0 (NFEN0)
- Port input mode registers 3, 7 (PIM3, PIM7)
- Port output mode registers 3, 7 (POM3, POM7)
- Port mode registers 3, 7 (PM3, PM7)
- Port registers 3, 7 (P3, P7)

**Remark** n: Channel number (n = 0 to 3)

### (1) Peripheral enable register 0 (PER0)

PER0 is used to enable or disable use of each peripheral hardware macro. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise. When serial array unit is used, be sure to set bit 2 (SAU0EN) of this register to 1. PER0 can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

# Figure 12-3. Format of Peripheral Enable Register 0 (PER0)

Address: F00	FOH After res	set: 00H R/	W					
Symbol	<7>	6	<5>	<4>	3	<2>	1	0
PER0	RTCEN	0	ADCEN	IICAEN	0	SAU0EN	0	0

SAU0EN	Control of serial array unit input clock supply
0	<ul><li>Stops supply of input clock.</li><li>SFR used by serial array unit cannot be written.</li><li>Serial array unit is in the reset status.</li></ul>
1	Supplies input clock. <ul> <li>SFR used by serial array unit can be read/written.</li> </ul>

- Cautions 1. When setting serial array unit, be sure to set SAU0EN to 1 first. If SAU0EN = 0, writing to a control register of serial array unit is ignored, and, even if the register is read, only the default value is read (except for input switch control register (ISC), noise filter enable register (NFEN0), port input mode registers (PIM3, PIM7), port output mode registers (POM3, POM7), port mode registers (PM3, PM7), and port registers (P3, P7)).
  - 2. After setting the PER0 register to 1, be sure to set the SPS0 register after 4 or more clocks have elapsed.
  - 3. Be sure to clear bits 0, 1, 3, and 6 (bits 0, 1, 3, 4, and 6 for 44-pin products of 78K0R/KC3-L) of PER0 register to 0.

# (2) Serial clock select register 0 (SPS0)

SPS0 is a 16-bit register that is used to select two types of operation clocks (CK00, CK01) that are commonly supplied to each channel. CK01 is selected by bits 7 to 4 of SPS0, and CK00 is selected by bits 3 to 0.

Rewriting SPS0 is prohibited when the register is in operation (when SE0n = 1).

SPS0 can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of SPS0 can be set with an 8-bit memory manipulation instruction with SPS0L.

Reset signal generation clears this register to 0000H.

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SPS0	0	0	0	0	0	0	0	0	PRS 013	PRS 012	PRS 011	PRS 010	PRS 003	PRS 002	-	PRS 000
	PRS	PRS	PRS	PRS				Sec	ction of	operatio	n clock	(CK0p)	Note 1			
	0p3	0p2	0p1	0p0			fc	ськ = 2 М	ЛНz	fclk =	5 MHz	fclк	= 10 Mł	Ηz	fclк = 20	MHz
	0	0	0	0	fclĸ		2 N	1Hz		5 MHz		10 M	Hz		20 MHz	
	0	0	0	1	fclк/2		1 N	1Hz		2.5 MH	Z	5 MH	łz		10 MHz	
	0	0	1	0	fclk/2 ²		500	) kHz		1.25 MH	Ηz	2.5 N	/Hz		5 MHz	
	0	0	1	1	fclk/2 ³		250	) kHz		625 kHz	2	1.25	MHz		2.5 MHz	
	0	1	0	0	fclk/2 ⁴		128	5 kHz		313 kHz	2	625 I	кНz		1.25 MHz	2
	0	1	0	1	fc∟ĸ/2⁵		62.	5 kHz		156 kHz	2	313	кНz		625 kHz	
	0	1	1	0	fclk/2 ⁶		31.	3 kHz		78.1 kH	z	156 I	кНz		313 kHz	
	0	1	1	1	fclk/27		15.	6 kHz		39.1 kH	z	78.1	kHz		156 kHz	
	1	0	0	0	fclk/2 ⁸		7.8	1 kHz		19.5 kH	z	39.1	kHz		78.1 kHz	
	1	0	0	1	fclk/2 ⁹		3.9	1 kHz		9.77 kH	z	19.5	kHz		39.1 kHz	
	1	0	1	0	fclк/2 ¹⁰		1.9	5 kHz		4.88 kH	z	9.77	kHz		19.5 kHz	
	1	0	1	1	fclк/2 ¹¹		977	7 Hz		2.44 kH	z	4.88	kHz		9.77 kHz	
	1	1	1	1	INTTM	02 ^{Note 2}										
	С	Other that	an abov	е	Setting	prohibit	ed									

# Figure 12-4. Format of Serial Clock Select Register 0 (SPS0)

Address: F0126H, F0127H (SPS0), F0166H, F0167H (SPS1) After reset: 0000H R/W

Notes 1. When changing the clock selected for fcLk (by changing the system clock control register (CKC) value), do so after having stopped (ST0 = 000FH) the operation of the serial array unit (SAU). When selecting INTTM02 for the operation clock, also stop the timer array unit TAUS (TT0 = 00FFH).

2. SAU can be operated at a fixed division ratio of the subsystem clock, regardless of the fcLk frequency (main system clock, subsystem clock), by setting the TIS02 bit of the TIS0 register of TAUS to 1, selecting fsuB/4 for the input clock, and selecting INTTM02 using the SPS0 register. When changing fcLk, however, SAU and TAUS must be stopped as described in Note 1 above.

# Cautions 1. Be sure to clear bits 15 to 8 to "0".

- 2. After setting the PER0 register to 1, be sure to set the SPS0 register after 4 or more clocks have elapsed.
- Remarks 1. fcLK: CPU/peripheral hardware clock frequency fsUB: Subsystem clock frequency
  - **2.** p = 0, 1

# (3) Serial mode register 0n (SMR0n)

SMR0n is a register that sets an operation mode of channel n. It is also used to select an operation clock (MCK), specify whether the serial clock (SCK) may be input or not, set a start trigger, an operation mode (CSI, UART, or I²C), and an interrupt source. This register is also used to invert the level of the receive data only in the UART mode.

Rewriting SMR0n is prohibited when the register is in operation (when SE0n = 1). However, the MD0n0 bit can be rewritten during operation.

SMR0n can be set by a 16-bit memory manipulation instruction.

Reset signal generation sets this register to 0020H.

### Figure 12-5. Format of Serial Mode Register 0n (SMR0n) (1/2)

Address: F0110H, F0111H (SMR00) to F0116H, F0117H (SMR03) After reset: 0020H R/W

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SMR0n	CKS	CCS	0	0	0	0	0	STS	0	SIS	1	0	0	MD	MD	MD
	0n	0n						0n		0n0				0n2	0n1	0n0

CKS 0n	Selection of operation clock (MCK) of channel n							
011								
0	Prescaler output clock CK00 set by PRS register							
1	Prescaler output clock CK01 set by PRS register							
	tion clock MCK is used by the edge detector. In addition, depending on the setting of the CCS0n bit and the r 7 bits of the SDR0n register, a transfer clock (TCLK) is generated.							

CCS 0n	Selection of transfer clock (TCLK) of channel n								
0	Divided operation clock MCK specified by CKS0n bit								
1	Clock input from SCK pin (slave transfer in CSI mode)								
	fer clock TCLK is used for the shift register, communication controller, output controller, interrupt controller, rror controller. When CCS0n = 0, the division ratio of MCK is set by the higher 7 bits of the SDR0n register.								

STS 0n	Selection of start trigger source									
0	Only software trigger is valid (selected for CSI, UART transmission, and simplified I ² C).									
1	Valid edge of RxD pin (selected for UART reception)									
Trans	Transfer is started when the above source is satisfied after 1 is set to the SS0 register.									

### Caution Be sure to clear bits 13 to 9, 7, 4, and 3 to "0". Be sure to set bit 5 to "1".

**Remark** n: Channel number (n = 0 to 3)

# Figure 12-5. Format of Serial Mode Register 0n (SMR0n) (2/2)

Address: F01	10H, F	0111H (	SMR00	) to F0 ⁻	16H, F	0117H	(SMR0	3) Aft	er rese	t: 0020H	H R/V	V				
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SMR0n	CKS	CCS	0	0	0	0	0	STS	0	SIS	1	0	0	MD	MD	MD
	0n	0n						0n		0n0				0n2	0n1	0n0
	SIS			С	ontrols	inversio	on of lev	el of re	ceive da	ata of ch	nannel	n in UAl	RT mod	le		
	0n0															
	0	Falling	Falling edge is detected as the start bit.													
		The in	put com	nmunica	tion dat	ta is ca	ptured a	as is.								
	1	Rising	edge is	detect	ed as th	ne start	bit.									
		The in	put com	nmunica	tion dat	ta is inv	verted a	nd capt	ured.							
	MD	MD					Setti	ng of op	eration	mode o	of chan	nel n				
	0n2	0n1														
	0	0	CSI m	ode												
	0	1	UART	mode												
	1	0	Simpli	fied I ² C	mode											

MD 0n0	Selection of interrupt source of channel n
0	Transfer end interrupt
1	Buffer empty interrupt
For su	uccessive transmission, the next transmit data is written by setting MD0n0 to 1 when SDR0n data has run out.

**Remark** n: Channel number (n = 0 to 3)

1

1

Setting prohibited

### (4) Serial communication operation setting register 0n (SCR0n)

SCR0n is a communication operation setting register of channel n. It is used to set a data transmission/reception mode, phase of data and clock, whether an error signal is to be masked or not, parity bit, start bit, stop bit, and data length.

Rewriting SCR0n is prohibited when the register is in operation (when SE0n = 1).

SCR0n can be set by a 16-bit memory manipulation instruction.

Reset signal generation sets this register to 0087H.

### Figure 12-6. Format of Serial Communication Operation Setting Register 0n (SCR0n) (1/3)

Address: F0118H, F0119H (SCR00) to F011EH, F011FH (SCR03) After reset: 0087H R/W

-,		
SCR	0n	

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SCR0n	TXE	RXE	DAP	CKP	0	EOC	PTC	PTC	DIR	0	SLC	SLC	0	DLS	DLS	DLS
	0n	0n	0n	0n		0n	0n1	0n0	0n		0n1	0n0		0n2	0n1	0n0

TXE 0n	RXE 0n	Setting of operation mode of channel n
0	0	Does not start communication.
0	1	Reception only
1	0	Transmission only
1	1	Transmission/reception

DAP	CKP	Selection of data and clock phase in CSI mode
0n	0n	
0	0	
		SOp <u>XD7 XD6 XD5 XD4 XD3 XD2 XD1 XD0</u>
		SIp input timing
0	1	
		SOp XD7 XD6 XD5 XD4 XD3 XD2 XD1 XD0
		SIp input timing
1	0	
		SOp XD7XD6XD5XD4XD3XD2XD1XD0
		SIp input timing
1	1	
		SOp XD7 XD6 XD5 XD4 XD3 XD2 XD1 XD0
		SIp input timing
Be sur	re to set	: DAP0n, CKP0n = 0, 0 in the UART mode and simplified $I^2C$ mode.

### Caution Be sure to clear bits 3, 6, and 11 to "0". Be sure to set bit 2 to "1".

**Remark** n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10)

# Figure 12-6. Format of Serial Communication Operation Setting Register 0n (SCR0n) (2/3)

Address: F0118H, F0119H (SCR00) to F011EH, F011FH (SCR03) After reset: 0087H R/W

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SCR0n	TXE	RXE	DAP	CKP	0	EOC	PTC	PTC	DIR	0	SLC	SLC	0	DLS	DLS	DLS
	0n	0n	0n	0n		0n	0n1	0n0	0n		0n1	0n0		0n2	0n1	0n0

EOC 0n	Selection of masking of error interrupt signal (INTSREx ( $x = 0$ , 1))							
-								
0	Masks error interrupt INTSREx (INTSRx is not masked).							
1	Enables generation of error interrupt INTSREx (INTSRx is masked if an error occurs).							
Set EC	Set EOC0n = 0 in the CSI mode, simplified $I^2$ C mode, and during UART transmission.							
Set EC	Set EOC0n = 1 during UART reception.							

PTC	PTC	C Setting of parity bit in UART mode							
0n1	0n0	Transmission	Reception						
0	0	Does not output the parity bit.	Receives without parity						
0	1	Outputs 0 parity.	No parity judgment						
1	0	Outputs even parity.	Judged as even parity.						
1	1	Outputs odd parity.	Judges as odd parity.						
Be sur	Be sure to set PTC0n1, PTC0n0 = 0, 0 in the CSI mode and simplified $I^2C$ mode.								

DIR	Selection of data transfer sequence in CSI and UART modes
0n	
0	Inputs/outputs data with MSB first.
1	Inputs/outputs data with LSB first.
Be su	re to clear DIR0n = 0 in the simplified $I^2C$ mode.

SLC 0n1	SLC 0n0	Setting of stop bit in UART mode							
0	0	No stop bit							
0	1	Stop bit length = 1 bit							
1	0	Stop bit length = 2 bits							
1	1	Setting prohibited							
transfe Set 1	When the transfer end interrupt is selected, the interrupt is generated when all stop bits have been completely transferred. Set 1 bit (SLC0n1, SLC0n0 = 0, 1) during UART reception and in the simplified I ² C mode. Set no stop bit (SLC0n1, SLC0n0 = 0, 0) in the CSI mode.								

# Caution Be sure to clear bits 3, 6, and 11 to "0". Be sure to set bit 2 to "1".

**Remark** n: Channel number (n = 0 to 3)

# Figure 12-6. Format of Serial Communication Operation Setting Register 0n (SCR0n) (3/3)

				,	· · ·, ·	• • • • • •	(00.00	.,								
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SCR0n	TXE	RXE	DAP	СКР	0	EOC		PTC	DIR	0	SLC	SLC	0	DLS	DLS	DLS
	0n	0n	0n	0n		0n	0n1	0n0	0n		0n1	0n0		0n2	0n1	0n0

DLS 0n2	DLS 0n1	DLS 0n0	Setting of data length in CSI and UART modes					
1	0	0	5-bit data length (stored in bits 0 to 4 of SDR0n register) (settable in UART mode only)					
1	1	0	7-bit data length (stored in bits 0 to 6 of SDR0n register)					
1	1	1	8-bit data length (stored in bits 0 to 7 of SDR0n register)					
Othe	r than a	bove	Setting prohibited					
Be su	Be sure to set DLS0n0 = 1 in the simplified $l^2C$ mode.							

Caution Be sure to clear bits 3, 6, and 11 to "0". Be sure to set bit 2 to "1".

**Remark** n: Channel number (n = 0 to 3)

### (5) Higher 7 bits of the serial data register 0n (SDR0n)

SDR0n is the transmit/receive data register (16 bits) of channel n. Bits 7 to 0 function as a transmit/receive buffer register, and bits 15 to 9 are used as a register that sets the division ratio of the operation clock (MCK). If the CCS0n bit of serial mode register 0n (SMR0n) is cleared to 0, the clock set by dividing the operating clock by the higher 7 bits of SDR0n is used as the transfer clock.

For the function of the lower 8 bits of SDR0n, see 12.2 Configuration of Serial Array Unit.


SDR0n can be read or written in 16-bit units.

However, the higher 7 bits can be written or read only when the operation is stopped (SE0n = 0). During operation (SE0n = 1), a value is written only to the lower 8 bits of SDR0n. When SDR0n is read during operation, 0 is always read.

Reset signal generation clears this register to 0000H.

#### Figure 12-7. Format of Serial Data Register 0n (SDR0n)

Address: FFF10H, FFF11H (SDR00), FFF12H, FFF13H (SDR01), After reset: 0000H R/W FFF44H, FFF45H (SDR02), FFF46H, FFF47H (SDR03)



#### Cautions 1. Be sure to clear bit 8 to "0".

2. Setting SDR0n[15:9] = (0000000B, 0000001B) is prohibited when UART is used.

Remarks 1. For the function of the lower 8 bits of SDR0n, see 12.2 Configuration of Serial Array Unit.

**2.** n: Channel number (n = 0 to 3)

# (6) Serial status register 0n (SSR0n)

SSR0n is a register that indicates the communication status and error occurrence status of channel n. The errors indicated by this register are a framing error, parity error, and overrun error. SSR0n can be read by a 16-bit memory manipulation instruction.

The lower 8 bits of SSR0n can be set with an 8-bit memory manipulation instruction with SSR0nL.

Reset signal generation clears this register to 0000H.

# Figure 12-8. Format of Serial Status Register 0n (SSR0n) (1/2)

Address: F0100H, F0101H (SSR00) to F0106H, F0107H (SSR03) After reset: 0000H R

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSR0n	0	0	0	0	0	0	0	0	0	TSF	BFF	0	0	FEF	PEF	OVF
										0n	0n			0n	0n	0n

TSF 0n	Communication status indication flag of channel n								
0	Communication is not under execution.								
1	Communication is under execution.								
	Because this flag is an updating flag, it is automatically cleared when the communication operation is completed. This flag is cleared also when the ST0n/SS0n bit is set to 1.								

BFF 0n	Buffer register status indication flag of channel n
0	Valid data is not stored in the SDR0n register.
1	Valid data is stored in the SDR0n register.
compl flag is	s an updating flag. It is automatically cleared when transfer from the SDR0n register to the shift register is leted. During reception, it is automatically cleared when data has been read from the SDR0n register. This cleared also when the ST0n/SS0n bit is set to 1.
registe stored	lag is automatically set if transmit data is written to the SDR0n register when the TXE0n bit of the SCR0n er = 1 (transmission or reception mode in each communication mode). It is automatically set if receive data is d in the SDR0n register when the RXE0n bit of the SCR0n register = 1 (transmission or reception mode in communication mode). It is also set in case of a reception error.
If data	is written to the SDB0n register when REE0n $= 1$ , the transmit/regains data started in the register is discorded.

If data is written to the SDR0n register when BFF0n = 1, the transmit/receive data stored in the register is discarded and an overrun error (OVF0n = 1) is detected.

**Remark** n: Channel number (n = 0 to 3)

# Figure 12-8. Format of Serial Status Register 0n (SSR0n) (2/2)

Address: F0100H, F0101H (SSR00) to F0106H, F0107H (SSR03)								) Afte	er reset	: 0000H	R					
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSR0n	0	0	0	0	0	0	0	0	0	TSF	BFF	0	0	FEF	PEF	OVF
										0n	0n			0n	0n	0n

FEF	Framing error detection flag of channel n						
0n							
0	No error occurs.						
1	A framing error occurs during UART reception. <framing cause="" error=""> A framing error occurs if the stop bit is not detected upon completion of UART reception.</framing>						
This is	This is a cumulative flag and is not cleared until 1 is written to the FECT0n bit of the SIR0n register.						

PEF 0n	Parity error detection flag of channel n
0	Error does not occur.
1	<ul> <li>A parity error occurs during UART reception or ACK is not detected during I²C transmission.</li> <li>Parity error cause&gt;</li> <li>A parity error occurs if the parity of transmit data does not match the parity bit on completion of UART reception.</li> <li>ACK is not detected if the ACK signal is not returned from the slave in the timing of ACK reception during I²C transmission.</li> </ul>
This is	during I ² C transmission. s a cumulative flag and is not cleared until 1 is written to the PECT0n bit of the SIR0n register.

OVF 0n	Overrun error detection flag of channel n						
0	No error occurs.						
1	<ul> <li>An overrun error occurs.</li> <li><causes error="" of="" overrun=""></causes></li> <li>Receive data stored in the SDR0n register is not read and transmit data is written or the next receive data is written.</li> <li>Transmit data is not ready for slave transmission or reception in the CSI mode.</li> </ul>						
This is	This is a cumulative flag and is not cleared until 1 is written to the OVCT0n bit of the SIR0n register.						

**Remark** n: Channel number (n = 0 to 3)

# (7) Serial flag clear trigger register 0n (SIR0n)

SIROn is a trigger register that is used to clear each error flag of channel n.

When each bit (FECT0n, PECT0n, OVCT0n) of this register is set to 1, the corresponding bit (FEF0n, PEF0n,

OVF0n) of serial status register 0n is cleared to 0. Because SIR0n is a trigger register, it is cleared immediately when the corresponding bit of SSR0n is cleared.

SIR0n can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of SIR0n can be set with an 8-bit memory manipulation instruction with SIR0nL.

Reset signal generation clears this register to 0000H.

# Figure 12-9. Format of Serial Flag Clear Trigger Register 0n (SIR0n)

Address: F0108H, F0109H (SIR00) to F010EH, F010FH (SIR03) After reset: 0000H R/W

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIR0n	0	0	0	0	0	0	0	0	0	0	0	0	0	FEC	PEC	OVC
														T0n	T0n	T0n

FEC T0n	Clear trigger of framing error of channel n
0	No trigger operation
1	Clears the FEF0n bit of the SSR0n register to 0.

PEC T0n	Clear trigger of parity error flag of channel n
0	No trigger operation
1	Clears the PEF0n bit of the SSR0n register to 0.

OVC	Clear trigger of overrun error flag of channel n
T0n	
0	No trigger operation
1	Clears the OVF0n bit of the SSR0n register to 0.

Caution Be sure to clear bits 15 to 3 to "0".

**Remarks 1.** n: Channel number (n = 0 to 3)

2. When the SIR0n register is read, 0000H is always read.

### (8) Serial channel enable status register 0 (SE0)

SE0 indicates whether data transmission/reception operation of each channel is enabled or stopped.

When 1 is written a bit of serial channel start register 0 (SS0), the corresponding bit of this register is set to 1. When 1 is written a bit of serial channel stop register 0 (ST0), the corresponding bit is cleared to 0.

Channel n that is enabled to operate cannot rewrite by software the value of CKO0n of the serial output register 0 (SO0) to be described below, and a value reflected by a communication operation is output from the serial clock pin.

Channel n that stops operation can set the value of CKO0n of the SO0 register by software and output its value from the serial clock pin. In this way, any waveform, such as that of a start condition/stop condition, can be created by software.

SE0 can be read by a 16-bit memory manipulation instruction.

The lower 8 bits of SE0 can be set with an 1-bit or 8-bit memory manipulation instruction with SE0L. Reset signal generation clears this register to 0000H.

## Figure 12-10. Format of Serial Channel Enable Status Register 0 (SE0)

Address: F0120H, F0121H After reset: 0000H R

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SE0	0	0	0	0	0	0	0		0	0	0	0	2	2	SE0 1	SE0 0

SE0 n	Indication of operation enable/stop status of channel n
0	Operation stops (stops with the values of the control register and shift register, and the statuses of the serial clock I/O pin, serial data output pin, and the FEF, PEF, and OVF error flags retained ^{Note} ).
1	Operation is enabled.

Note Bits 6 and 5 (TSF0n, BFF0n) of the SSR0n register are cleared.

**Remark** n: Channel number (n = 0 to 3)

## (9) Serial channel start register 0 (SS0)

SS0 is a trigger register that is used to enable starting communication/count by each channel. When 1 is written a bit of this register (SS0n), the corresponding bit (SE0n) of serial channel enable status register 0 (SE0) is set to 1. Because SS0n is a trigger bit, it is cleared immediately when SE0n = 1. SS0 can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of SS0 can be set with an 1-bit or 8-bit memory manipulation instruction with SS0L. Reset signal generation clears this register to 0000H.

### Figure 12-11. Format of Serial Channel Start Register 0 (SS0)

Address: F01	22H, F0	123H	After ı	reset: 0	000H	R/W										
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SS0	0	0	0	0	0	0	0	0	0	0	0	0	SS03	SS02	SS01	SS00

SS0n	Operation start trigger of channel n
0	No trigger operation
1	Sets SE0n to 1 and enters the communication wait status (if a communication operation is already under
	execution, the operation is stopped and the start condition is awaited).

#### Caution Be sure to clear bits 15 to 4 to "0".

**Remarks 1.** n: Channel number (n = 0 to 3)

2. When the SS0 register is read, 0000H is always read.

### (10) Serial channel stop register 0 (ST0)

ST0 is a trigger register that is used to enable stopping communication/count by each channel. When 1 is written a bit of this register (ST0n), the corresponding bit (SE0n) of serial channel enable status register 0 (SE0) is cleared to 0. Because ST0n is a trigger bit, it is cleared immediately when SE0n = 0. ST0 can set written by a 16-bit memory manipulation instruction.

The lower 8 bits of ST0 can be set with an 1-bit or 8-bit memory manipulation instruction with ST0L. Reset signal generation clears this register to 0000H.

#### Figure 12-12. Format of Serial Channel Stop Register 0 (ST0)

Address: F012	24H, F0	4H, F0125H After reset: 0000H				R/W										
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ST0	0	0	0	0	0	0	0	0	0	0	0	0	ST0 3	ST0 2	ST0 1	STO 0

ST0n	Operation stop trigger of channel n
0	No trigger operation
1	Clears SE0n to 0 and stops the communication operation.
	(Stops with the values of the control register and shift register, and the statuses of the serial clock I/O pin,
	serial data output pin, and the FEF, PEF, and OVF error flags retained ^{Note} ).

Note Bits 6 and 5 (TSF0n, BFF0n) of the SSR0n register are cleared.

#### Caution Be sure to clear bits 15 to 4 to "0".

**Remarks 1.** n: Channel number (n = 0 to 3)

2. When the ST0 register is read, 0000H is always read.

## (11) Serial output enable register 0 (SOE0)

SOE0 is a register that is used to enable or stop output of the serial communication operation of each channel. Channel n that enables serial output cannot rewrite by software the value of SO0n of the serial output register 0 (SO0) to be described below, and a value reflected by a communication operation is output from the serial data output pin.

For channel n, whose serial output is stopped, the SOOn value of the SOO register can be set by software, and that value can be output from the serial data output pin. In this way, any waveform of the start condition and stop condition can be created by software.

SOE0 can be set by a 16-bit memory manipulation instruction.

Enables output by serial communication operation.

The lower 8 bits of SOE0 can be set with an 1-bit or 8-bit memory manipulation instruction with SOE0L. Reset signal generation clears this register to 0000H.

#### Figure 12-13. Format of Serial Output Enable Register 0 (SOE0)

Address: F01	2AH, F(	012BH	After	reset: C	0000H	R/W										
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOE0	0	0	0	0	0	0	0	0	0	0	0	0	0	SOE	SOE	SOE
														02	01	00
	SOE					Se	erial out	tput ena	ble/disa	able of o	channel	n				
	0n															
	0	Stops	output l	by seria	ıl comm	unicatio	on opera	ation.								

#### Caution Be sure to clear bits 15 to 3 to "0".

**Remark** n: Channel number (n = 0 to 2)

1

### (12) Serial output register 0 (SO0)

SO0 is a buffer register for serial output of each channel.

The value of bit n of this register is output from the serial data output pin of channel n.

The value of bit (n + 8) of this register is output from the serial clock output pin of channel n.

SOOn of this register can be rewritten by software only when serial output is disabled (SOE0n = 0). When serial output is enabled (SOE0n = 1), rewriting by software is ignored, and the value of the register can be changed only by a serial communication operation.

CKO0n of this register can be rewritten by software only when the channel operation is stopped (SE0n = 0). While channel operation is enabled (SE0n = 1), rewriting by software is ignored, and the value of CKO0n can be changed only by a serial communication operation.

When using the P30/SO10/TxD1, P31/SI10/RxD1/SDA10/INTP1, P32/SCK10/SCL10/INTP2, P70/KR0/SO01/INTP4, P72/KR2/SCK01/INTP6, P73/KR3/SO00/TxD0, or P75/KR5/SCK00 pin as a port function pin, set the corresponding CKO0n and SO0n bits to "1".

SO0 can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0F0FH.

## Figure 12-14. Format of Serial Output Register 0 (SO0)

Address: F01	28H, F0	129H	After r	After reset: 0F0FH												
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SO0	0	0	0	0	1	СКО 02	СКО 01	СКО 00	0	0	0	0	1	SO 02	SO 01	SO 00

CKO 0n	Serial clock output of channel n
0	Serial clock output value is "0".
1	Serial clock output value is "1".

SO	Serial data output of channel n
0n	
0	Serial data output value is "0".
1	Serial data output value is "1".

Caution Be sure to set bits 11 and 3 to "1". And be sure to clear bits 15 to 12 and 7 to 4 to "0".

**Remark** n: Channel number (n = 0 to 2)

## (13) Serial output level register 0 (SOL0)

SOL0 is a register that is used to set inversion of the data output level of each channel.

This register can be set only in the UART mode. Be sure to set 0000H in the CSI mode and simplifies  $I^2C$  mode.

Inverting channel n by using this register is reflected on pin output only when serial output is enabled (SOE0n

= 1). When serial output is disabled (SOE0n = 0), the value of the SO0n bit is output as is.

Rewriting SOL0 is prohibited when the register is in operation (when SE0n = 1).

SOL0 can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of SOL0 can be set with an 8-bit memory manipulation instruction with SOL0L.

Reset signal generation clears this register to 0000H.

### Figure 12-15. Format of Serial Output Level Register 0 (SOL0)

Address: F0134H, F0135H After reset: 0000H R/W

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOL0	0	0	0	0	0	0	0	0	0	0	0	0	0	SOL 02	0	SOL 00
														•=		

SOL 0n	Selects inversion of the level of the transmit data of channel n in UART mode
0	Communication data is output as is.
1	Communication data is inverted and output.

#### Caution Be sure to clear bits 15 to 3, and 1 to "0".

**Remark** n: Channel number (n = 0, 2)

#### (14) Input switch control register (ISC)

ISC is used to realize a LIN-bus communication operation by UART0 in coordination with an external interrupt and the timer array unit TAUS.

When bit 0 is set to 1, the input signal of the serial data input (RxD0) pin is selected as an external interrupt (INTP0) that can be used to detect a wakeup signal.

When bit 1 is set to 1, the input signal of the serial data input (RxD0) pin is selected as a timer input, so that the pulse widths of a sync break field and a sync field can be measured by the timer.

ISC can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

#### Figure 12-16. Format of Input Switch Control Register (ISC)

Address: FFF	3CH After re	eset: 00H R/	W					
Symbol	7	6	5	4	3	2	0	
ISC	0	0	0	0	0	ISC2	ISC1	ISC0

ISC1	Switching channel 7 input of timer array unit TAUS
0	Uses the input signal of the TI07 pin as a timer input (normal operation).
1	Input signal of RxD0 pin is used as timer input (wakeup signal detection).

ISC0	Switching external interrupt (INTP0) input
0	Uses the input signal of the INTPO pin as an external interrupt (normal operation).
1	Uses the input signal of the RxD0 pin as an external interrupt (to measure the pulse widths of the sync break field and sync field).

Caution Be sure to clear bits 7 to 3 to "0".

#### (15) Noise filter enable register 0 (NFEN0)

NFEN0 is used to set whether the noise filter can be used for the input signal from the serial data input pin to each channel.

Disable the noise filter of the pin used for CSI or simplified  $I^2C$  communication, by clearing the corresponding bit of this register to 0.

Enable the noise filter of the pin used for UART communication, by setting the corresponding bit of this register to 1.

When the noise filter is enabled, CPU/ peripheral hardware clock (fcLk) is synchronized with 2-clock match detection.

NFEN0 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

#### Figure 12-17. Format of Noise Filter Enable Register 0 (NFEN0)

Address: F0060H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0	
NFEN0	0	0	0	0	0	SNFEN10	0	SNFEN00	

SNFEN10	Use of noise filter of RxD1/SDA10/SI10/INTP1/P31 pin
0	Noise filter OFF
1	Noise filter ON
Set SNFEN10	) to 1 to use the RxD1 pin.
Clear SNFEN	10 to 0 to use the SDA10, SI10, INTP1, and P31 pins.

 SNFEN00
 Use of noise filter of RxD0/SI00/KR4/P74 pin

 0
 Noise filter OFF

 1
 Noise filter ON

 Set SNFEN00 to 1 to use the RxD0 pin.

Clear SNFEN00 to 0 to use the SI00, KR4, and P74 pins.

Caution Be sure to clear bits 7 to 3, and 1 to "0".

## (16) Port input mode registers 3, 7 (PIM3, PIM7)

These registers set the input buffer of ports 3 and 7 in 1-bit units. PIM3 and PIM7 can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears these registers to 00H.

## Figure 12-18. Format of Port Input Mode Registers 3 and 7 (PIM3 and PIM7)

Address F004	13H After re	set: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
PIM3	0	0	0	0	0	PIM32 PIM31		0
Address F004	17H After re	set: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
PIM7	0	0	PIM75	PIM74	0	PIM72	PIM71	0

PIMmn	Pmn pin input buffer selection (m = 3, 7; n = 1, 2, 4, 5)
0	Normal input buffer
1	TTL input buffer

## (17) Port output mode registers 3, 7 (POM3, POM7)

These registers set the output mode of ports 3 and 7 in 1-bit units. POM3 and POM7 can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears these registers to 00H.

#### Figure 12-19. Format of Port Output Mode Registers 3 and 7 (POM3 and POM7)

Address F005	3H After re	set: 00H	R/W									
Symbol	7	6	5	4	3	2	1	0				
POM3	0	0	0	0	0	POM32	POM31	POM30				
Address F005	57H After re	set: 00H	R/W									
Symbol	7	6	5	4	3	2	1	0				
POM7	0	0	POM75	0	POM73	POM72 0		POM70				
	POMmn		Pmn pin output buffer selection (m = 3, 7; n = 0 to 3, 5)									

POMmn	Pmn pin output buffer selection (m = 3, 7; n = 0 to 3, 5)
0	Normal output mode
1	N-ch open-drain output (VDD tolerance) mode

## (18) Port mode registers 3, 7 (PM3, PM7)

These registers set input/output of ports 3 and 7 in 1-bit units.

When using the P30/SO10/TxD1, P31/SI10/RxD1/SDA10/INTP1, P32/SCK10/SCL10/INTP2, P70/KR0/SO01/INTP4, P72/KR2/SCK01/INTP6, P73/KR3/SO00/TxD0, and P75/KR5/SCK00 pins for serial data output or serial clock output, clear the PM30 to PM32, PM70, PM72, PM73, and PM75 bits to 0, and set the output latches of P30 to P32, P70, P72, P73, and P75 to 1.

When using the P31/SI10/RxD1/SDA10/INTP1, P32/SCK10/SCL10/INTP2, P71/KR1/SI01/INTP5, P72/KR2/SCK01/INTP6, P74/KR4/SI00/RxD0, and P75/KR5/SCK00 pins for serial data input or serial clock input, set the PM31, PM32, PM71, PM72, PM74, and PM75 bits to 1. At this time, the output latches of P31, P32, P71, P72, P74, and P75 may be 0 or 1.

PM3 and PM7 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

Input mode (output buffer off)

1

## Figure 12-20. Format of Port Mode Registers 3 and 7 (PM3 and PM7)

Address: FFF2	3H After re	eset: FFH R	/W							
Symbol	7	6	5	4	3	2	1	0		
PM3	1	1	1	1	1	PM32	PM31	PM30		
Address: FFF27H After reset: FFH R/W										
Symbol	7	6	5	4	3	2	1	0		
PM7	1	1	PM75	PM74	PM73	PM72	PM71	PM70		
_										
	PMmn		Pi	nn pin I/O mod	e selection (m	= 3, 7; n = 0 to	5)			
_	0	Output mode	e (output buffer	on)						
		1								

## 12.4 Operation stop mode

Each serial interface of serial array unit has the operation stop mode.

In this mode, serial communication cannot be executed, thus reducing the power consumption.

In addition, the P30/SO10/TxD1, P31/SI10/RxD1/SDA10/INTP1, P32/SCK10/SCL10/INTP2, P70/KR0/SO01/INTP4, P71/KR1/SI01/INTP5, P72/KR2/SCK01/INTP6, P73/KR3/SO00/TxD0, P74/KR4/SI00/RxD0, and P75/KR5/SCK00 pins can be used as port function pins in this mode.

#### 12.4.1 Stopping the operation by units

The stopping of the operation by units is set by using peripheral enable register 0 (PER0).

PER0 is used to enable or disable use of each peripheral hardware macro. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

To stop the operation of serial array unit, set bit 2 (SAU0EN) to 0.

## Figure 12-21. Peripheral Enable Register 0 (PER0) Setting When Stopping the Operation by Units

(a)	Periphera	l enable reg	ister 0 (PEF	R0)								
	7	6	5	4	3	2	1	0				
PER0			ADCEN	IICAEN	0	SAU0EN 0/1	0	0				
	×	0	X	× Control of SAL	-	0/1	0	0				
	0: Stops supply of input clock											
				1: Supplies	s input clock							

- Cautions 1. If SAU0EN = 0, writing to a control register of serial array unit is ignored, and, even if the register is read, only the default value is read (except for input switch control register (ISC), noise filter enable register (NFEN0), port input mode registers (PIM3, PIM7), port output mode registers (POM3, POM7), port mode registers (PM3, PM7), and port registers (P3, P7)).
  - 2. Be sure to clear bits 6, 3, 1, and 0 to "0".

### **Remark** : Setting disabled (fixed by hardware)

x: Bits not used with serial array units (depending on the settings of other peripheral functions)0/1: Set to 0 or 1 depending on the usage of the user

#### 12.4.2 Stopping the operation by channels

The stopping of the operation by channels is set using each of the following registers.

Figure 12-22. Each Register Setting When Stopping the Operation by Channels (1/2)

(a) Serial Channel Enable Status Register 0 (SE0) ... This register indicates whether data transmission/reception operation of each channel is enabled or stopped.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SE0													SE03	SE02	SE01	SE00
	0	0	0	0	0	0	0	0	0	0	0	0	0/1	0/1	0/1	0/1
										0: Ope	eration	stops				

* The SE0 register is a read-only status register, whose operation is stopped by using the ST0 register.

With a channel whose operation is stopped, the value of CKO0n of the SO0 register can be set by software.

(b) Serial channel stop register 0 (ST0) ... This register is a trigger register that is used to enable stopping communication/count by each channel.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ST0													ST03	ST02	ST01	ST00
	0	0	0	0	0	0	0	0	0	0	0	0	0/1	0/1	0/1	0/1
				1: Cle	ars SE	On to 0	and st	ops the	comm	unicati	on opei	ration				

* Because ST0n is a trigger bit, it is cleared immediately when SE0n = 0.

(c) Serial output enable register 0 (SOE0) ... This register is a register that is used to enable or stop output of the serial communication operation of each channel.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOE0	0	0	0	0	0	0	0	0	0	0	0	0	0	SOE02 0/1	SOE01 0/1	SOE00 0/1
														·	<u> </u>	

0: Stops output by serial communication operation -

* For channel n, whose serial output is stopped, the SO0n value of the SO0 register can be set by software.

#### (d) Serial output register 0 (SO0) ... This register is a buffer register for serial output of each channel.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SO0						CKO02	CKO01	CKO00						SO02	SO01	SO00
	0	0	0	0	1	0/1	0/1	0/1	0	0	0	0	1	0/1	0/1	0/1
	1: Se	rial clo	ck outp	ut valu	e is "1"				1: Se	erial da	ta outp	ut value	e is "1"			

* When using pins corresponding to each channel as port function pins, set the corresponding CKO0n and SO0n bits to "1".

**Remark** n: Channel number (n = 0 to 3)

E : Setting disabled (fixed by hardware), 0/1: Set to 0 or 1 depending on the usage of the user

## 12.5 Operation of 3-Wire Serial I/O (CSI00, CSI01, CSI10) Communication

This is a clocked communication function that uses three lines: serial clock (SCK) and serial data (SI and SO) lines. [Data transmission/reception]

- Data length of 7 or 8 bits
- Phase control of transmit/receive data
- MSB/LSB first selectable
- · Level setting of transmit/receive data

[Clock control]

- Master/slave selection
- Phase control of I/O clock
- Setting of transfer period by prescaler and internal counter of each channel
- Maximum transfer rate

During master communication: Max. fcLk/4, during slave communication: Max. fMck/6 Note

[Interrupt function]

Transfer end interrupt/buffer empty interrupt

[Error detection flag]

• Overrun error

## Note Use the clocks within a range satisfying the SCK cycle time (tkcy) characteristics (see CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET)).

The channels supporting 3-wire serial I/O (CSI00, CSI01, CSI10) are channels 0 to 2 of SAU.

Channel	Used as CSI	Used as UART	Used as Simplified I ² C
0	CSI00	UART0 (supporting LIN-bus)	-
1	CSI01		-
2	CSI10	UART1	IIC10
3	_		-

3-wire serial I/O (CSI00, CSI01, CIS10) performs the following six types of communication operations.

- Master transmission (See 12.5.1.)
- Master reception (See 12.5.2.)
- Master transmission/reception (See 12.5.3.)
- Slave transmission (See 12.5.4.)
- Slave reception (See 12.5.5.)
- Slave transmission/reception (See 12.5.6.)

## 12.5.1 Master transmission

Master transmission is that the 78K0R/Kx3-L outputs a transfer clock and transmits data to another device.

3-Wire Serial I/O	CS100	CSI01	CSI10										
Target channel	Channel 0 of SAU	Channel 1 of SAU	Channel 2 of SAU										
Pins used	SCK00, SO00	SCK01, SO01	SCK10, SO10										
Interrupt	INTCSI00 INTCSI01 INTCSI10												
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.												
Error detection flag	None	None											
Transfer data length	7 or 8 bits												
Transfer rate	Max. fclk/4 [MHz], Min. fclk/(2 × 2	¹ × 128) [MHz] ^{Note} fclk: System c	lock frequency										
Data phase		from the start of the operation of the nalf a clock before the start of the se											
Clock phase	Selectable by CKP0n bit • CKP0n = 0: Forward • CKP0n = 1: Reverse												
Data direction	MSB or LSB first												

# **Note** Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see **CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET)**).

**Remark** n: Channel number (n = 0 to 2)

## (1) Register setting

# Figure 12-23. Example of Contents of Registers for Master Transmission of 3-Wire Serial I/O (CSI00, CSI01, CSI10)


(a)	Serial	outpu	t regi	ster 0	(SO0)	) Se	ets on	y the	bits o	f the t	arget	chann	nel.			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SO0	0	0	0	0	1	скоо2 0/1	скоо1 <b>0/1</b>	скооо 0/1	0	0	0	0	1	soo2 0/1	SO01 <b>0/1</b>	sooo 0/1
									phas (CKP	e is forv P0n = 1)	ward (C ), comn	KP0n : nunicat	= 0). If ion sta	the ph rts whe	ase is i en these	the data reversed e bits ar
(b)	Serial	-				-	-		-			-				0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOE0	0	0	0	0	0	0	0	0	0	0	0	0	0	SOE02 0/1	SOE01 0/1	SOE00 0/1
(c)	Serial	chanr		-	ister (	0 (SS0	) S	ets on	ly the	bits c	of the	target	chan	nel to	1.	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SS0	0	0	0	0	0	0	0	0	0	0	0	0	SS03 ×	SS02 0/1	SS01 <b>0/1</b>	ssoo 0/1
(d)	Serial	mode	regis	ter On	(SMR	10n)										
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SMR0n	CKS0n <b>0/1</b>	CCS0n 0	0	0	0	0	0	STS0n 0	0	SIS00 0	1	0	0	MD0n2 0	MD0n1 0	MD0n0 0/1
											-	0:	Transfe	r end i	of cha nterrup nterrup	t
(e)	Serial	<b>comm</b> 14	nunica 13	tion o	perat	ion se 10	etting   9	-	er On ( 7	6 (SCR0	-	4	3	2	4	0
SCR0n		RXE0n	DAP0n	CKP0n		EOC0n	PTC0n1		DIR0n	0		4 SLC0n0	3		1 DLS0n1	0 DLS0n0
	1	0	0/1	0/1	0	0	0	0	0/1	0	0	0	0	1	1	0/1
(f)	Serial	data r	egiste	<b>er On (</b> 12	<b>SDR0</b> 11	<b>n) (lo</b> v 10	<b>ver 8</b> I 9	bits: S 8	6 <b>IOp)</b> 7	6	5	4	3	2	1	0
SDR0n				id rate se	tting			0				ransmit d				
	L											SI	Ор			

**Remark** n: Channel number (n = 0 to 2)

p: CSI number (p = 00, 01, 10)

: Setting is fixed in the CSI master transmission mode, : Setting disabled (set to the initial value)
 : Bit that cannot be used in this mode (set to the initial value when not used in any mode)
 0/1: Set to 0 or 1 depending on the usage of the user


#### (2) Operation procedure



## Figure 12-24. Initial Setting Procedure for Master Transmission


Caution After setting the PER0 register to 1, be sure to set the SPS0 register after 4 or more clocks have elapsed.

## Figure 12-25. Procedure for Stopping Master Transmission



**Remark** Even after communication is stopped, the pin level is retained. To resume the operation, re-set the SO0 register (see Figure 12-26 Procedure for Resuming Master Transmission).

#### Figure 12-26. Procedure for Resuming Master Transmission



Disable data output and clock output of the target channel by setting a port register and a port mode register. Change the setting if an incorrect division ratio of the operation clock is set. Change the setting if an incorrect transfer baud rate is set. Change the setting if the setting of the SMR0n register is incorrect. Change the setting if the setting of the SCR0n register is incorrect. Cleared by using SIR0n register if FEF, PEF, or OVF flag remains set. Set the SOE0 register and stop data output of the target channel. Manipulate the SO0n and CKO0n bits and set an initial output level. Set the SOE0 register and enable data output of the target channel. Enable data output and clock output of the target channel by setting a port register and a port mode register.

SE0n = 1 when the SS0n bit of the target channel is set to 1.

Sets transmit data to the SIOp register (bits 7 to 0 of the SDR0n register) and start communication.

(3) Processing flow (in single-transmission mode)





Figure 12-27. Timing Chart of Master Transmission (in Single-Transmission Mode)

**Remark** n: Channel number (n = 0 to 2) p: CSI number (p = 00, 01, 10)



#### Figure 12-28. Flowchart of Master Transmission (in Single-Transmission Mode)

Caution After setting the PER0 register to 1, be sure to set the SPS0 register after 4 or more clocks have elapsed.

(4) Processing flow (in continuous transmission mode)





Figure 12-29. Timing Chart of Master Transmission (in Continuous Transmission Mode)

- Note When transmit data is written to the SDR0n register while BFF0n = 1, the transmit data is overwritten.
- Caution The MD0n0 bit can be rewritten even during operation. However, rewrite it before transfer of the last bit is started, so that it will be rewritten before the transfer end interrupt of the last transmit data.
- **Remark** n: Channel number (n = 0 to 2) p: CSI number (p = 00, 01, 10)





- Caution After setting the PER0 register to 1, be sure to set the SPS0 register after 4 or more clocks have elapsed.
- **Remark** <1> to <5> in the figure correspond to <1> to <5> in **Figure 12-29 Timing Chart of Master Transmission (in Continuous Transmission Mode)**.

## 12.5.2 Master reception

Master reception is that the 78K0R/Kx3-L outputs a transfer clock and receives data from other device.

3-Wire Serial I/O	CS100	CSI01	CSI10								
Target channel	Channel 0 of SAU	Channel 1 of SAU	Channel 2 of SAU								
Pins used	SCK00, SI00	SCK01, SI01	SCK10, SI10								
Interrupt	INTCSI00	INTCSI01	INTCSI10								
	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)										
Error detection flag	Overrun error detection flag (OVF	0n) only									
Transfer data length	7 or 8 bits										
Transfer rate	Max. fclк/4 [MHz], Min. fclк/(2 × 2 ¹	¹ × 128) [MHz] ^{Note} fclk: System c	lock frequency								
Data phase		om the start of the operation of the s alf a clock before the start of the seri									
Clock phase       Selectable by CKP0n bit         • CKP0n = 0: Forward         • CKP0n = 1: Reverse											
Data direction	MSB or LSB first										

# **Note** Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see **CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET)**).

**Remark** n: Channel number (n = 0 to 2)

## (1) Register setting

# Figure 12-31. Example of Contents of Registers for Master Reception of 3-Wire Serial I/O (CSI00, CSI01, CSI10)

(a)	Serial	outpu	t regi	ster 0	(SO0)	) Se	ts on	y the	bits o	f the t	arget	chanr	nel.			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SO0						CKO02	CKO01	CKO00						SO02	SO01	SO00
	0	0	0	0	1	0/1	0/1	0/1	0	0	0	0	1	×	×	×
																the data
									•		•		,			reversed e bits are
										011 = 1)	, conn	iunicat	1011 314		11 11030	
(b)	Serial	outpu	t enal	ble reg	gister	0 (SO	E0)	Sets	only t	he bit	s of th	e targ	jet cha	annel	to 0.	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOE0														SOE02	SOE01	SOE00
	0	0	0	0	0	0	0	0	0	0	0	0	0	0/1	0/1	0/1
(c)	Serial channel start register 0 (SS0) Sets only the bits of the target channel to 1.															
(-)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SS0													SS03	SS02	SS01	SS00
	0	0	0	0	0	0	0	0	0	0	0	0	×	0/1	0/1	0/1
(-1)	Carial			tor Or	(CMF	20>										
(a)	Serial	<b>mode</b> 14	13	12	(SIMF 11	10 10	9	8	7	6	5	4	3	2	1	0
01450			10	12			Ū	1	,		Ū	-	Ū			
SMR0n	CKS0n <b>0/1</b>	CCS0n 0	0	0	0	0	0	STS0n 0	0	SIS0n0 0	1	0	0	MD0n2	MD0n1	MD0n0 0
	L								إ							
															of cha	
												0:	Transfe	r end i	nterrup	t
(e)	Serial	comm	nunica	ation c	perat	ion se	etting	registe	er On (	SCRO	n)					
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SCR0n	TXE0n	RXE0n	DAP0n	CKP0n		EOC0n	PTC0n1	PTC0n0	DIR0n		SLC0n1	SLC0n0		DLS0n2	DLS0n1	DLS0n0
	0	1	0/1	0/1	0	0	0	0	0/1	0	0	0	0	1	1	0/1
									J							
(f)	Serial	data r	egiste	er On (	SDR0	n) (lov	ver 8 l	bits: S	lOp)							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SDR0n	(Mrite EEL on dynamy date )															
			Dat					0			,r			,		
												SI	Ор			
	SlOp															

**Remark** n: Channel number (n = 0 to 2)

p: CSI number (p = 00, 01, 10)

Setting is fixed in the CSI master transmission mode, : Setting disabled (set to the initial value)
 Bit that cannot be used in this mode (set to the initial value when not used in any mode)
 Set to 0 or 1 depending on the usage of the user

#### (2) Operation procedure






Figure 12-32. Initial Setting Procedure for Master Reception

## Caution After setting the PER0 register to 1, be sure to set the SPS0 register after 4 or more clocks have elapsed.





**Remark** Even after communication is stopped, the pin level is retained. To resume the operation, re-set the SO0 register (see Figure 12-34 Procedure for Resuming Master Reception).



Writing to SS0 register

Starting communication

(Essential)

(Essential)

#### Figure 12-34. Procedure for Resuming Master Reception

Disable clock output of the target channel by setting a port register and a port mode register.

Change the setting if an incorrect division ratio of the operation clock is set.

Change the setting if an incorrect transfer baud rate is set.

Change the setting if the setting of the SMR0n register is incorrect.

Change the setting if the setting of the SCR0n register is incorrect.

Manipulate the CKO0n bit and set a clock output level.


Clear the SOE0 register to 0 and stop data output of the target channel.


Cleared by using SIR0n register if FEF, PEF, or OVF flag remains set.

Enable clock output of the target channel by setting a port register and a port mode register.


SE0n = 1 when the SS0n bit of the target channel is set to 1.

Sets dummy data to the SIOp register (bits 7 to 0 of the SDR0n register) and start communication.





## Figure 12-35. Timing Chart of Master Reception (in Single-Reception Mode)






Figure 12-36. Flowchart of Master Reception (in Single-Reception Mode)

Caution After setting the PER0 register to 1, be sure to set the SPS0 register after 4 or more clocks have elapsed.

## 12.5.3 Master transmission/reception

Master transmission/reception is that the 78K0R/Kx3-L outputs a transfer clock and transmits/receives data to/from other device.

3-Wire Serial I/O	CS100	CSI01	CSI10
Target channel	Channel 0 of SAU	Channel 1 of SAU	Channel 2 of SAU
Pins used	SCK00, SI00, SO00	SCK01, SI01, SO01	SCK10, SI10, SO10
Interrupt	INTCSI00	INTCSI01	INTCSI10
	Transfer end interrupt (in single-tra	ansfer mode) or buffer empty interru	pt (in continuous transfer mode)
Error detection flag	Overrun error detection flag (OVF	0n) only	
Transfer data length	7 or 8 bits		
Transfer rate	Max. fclk/4 [MHz], Min. fclk/( $2 \times 2^{1}$	¹ × 128) [MHz] ^{Note} fclк: System cl	ock frequency
Data phase		ne start of the operation of the serial a clock before the start of the serial	
Clock phase	Selectable by CKP0n bit • CKP0n = 0: Forward • CKP0n = 1: Reverse		
Data direction	MSB or LSB first		

**Note** Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see **CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET)**).

**Remark** n: Channel number (n = 0 to 2)

## (1) Register setting


# Figure 12-37. Example of Contents of Registers for Master Transmission/Reception of 3-Wire Serial I/O (CSI00, CSI01, CSI10)

(a)	Serial	outpu	ıt regi	ster 0	(SO0)	) Se	ets on	ly the	bits o	f the t	arget	chanr	nel.			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SO0	0	0	0	0	1	скоо2 0/1	скоо1 <b>0/1</b>	скооо 0/1	0	0	0	0	1	soo2 0/1	soo1 <b>0/1</b>	sooo 0/1
	Occiel							0.44	phas (CKF	e is forv 20n = 1)	ward (C ), comr	CKP0n nunicat	= 0). If ion sta	the ph rts whe	ase is i en these	the data reversed e bits ar
(D)	Serial 15	<b>ουτρ</b> υ 14	13 13	12	11	10 <b>(SO</b>	9	8 8	oniy t 7	ne bit	5 of tr	ie targ	get cha 3	2 2	<b>το 1.</b> 1	0
SOE0	0	0	0	0	0	0	0	0	0	0	0	0	0	SOE02 0/1	SOE01 0/1	SOE00 0/1
(c)	Serial	chanr	nel sta	art reg	ister (	) (SS0	) S	ets on	ly the	bits c	of the	target	chan	nel to	1.	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SS0	0	0	0	0	0	0	0	0	0	0	0	0	SS03 ×	sso2 0/1	SS01 <b>0/1</b>	ssoo 0/1
(d)	Serial mode register 0n (SMR0n)															
	15         14         13         12         11         10         9         8         7         6         5         4         3         2         1         0															
SMR0n	CKS0n <b>0/1</b>	CCS0n 0	0	0	0	0	0	STS0n 0	0	SIS0n0 0	1	0	0	MD0n2 0	MD0n1 0	MD0n0 0/1
												0:	Transfe	er end i	of cha nterrup nterrup	t
(e)	Serial	comn	nunica	ation c	perat	ion se	etting	regist	er On (	(SCR0	n)					
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SCR0n	TXE0n 1	RXE0n 1	DAP0n <b>0/1</b>	CKP0n <b>0/1</b>	0	EOC0n 0	PTC0n1 0	PTC0n0 0	DIR0n <b>0/1</b>	0	SLC0n1 0	SLC0n0 0	0	DLS0n2 1	DLS0n1 <b>1</b>	DLS0n0 0/1
(f)	Serial	data r 14	r <b>egiste</b> 13	<b>er On (</b> 12	<b>SDR0</b> 11	n) (lov 10	<b>ver 8</b>   9	bits: S 8	i <b>lOp)</b> 7	6	5	4	3	2	1	0
SDR0n			Bau	ud rate se	tting			0		Tra	ansmit da	ta setting	/receive o	data regis	ter	
												SI	Ор			
Rer	nark	n: Cha	innel r	numbe	r (n =	0 to 2)										

p: CSI number (p = 00, 01, 10)

Setting is fixed in the CSI master transmission mode, : Setting disabled (set to the initial value)
 Bit that cannot be used in this mode (set to the initial value when not used in any mode)
 Set to 0 or 1 depending on the usage of the user

#### (2) Operation procedure



#### Figure 12-38. Initial Setting Procedure for Master Transmission/Reception


Caution After setting the PER0 register to 1, be sure to set the SPS0 register after 4 or more clocks have elapsed.





**Remark** Even after communication is stopped, the pin level is retained. To resume the operation, re-set the SO0 register (see Figure 12-40 Procedure for Resuming Master Transmission/Reception).

#### Figure 12-40. Procedure for Resuming Master Transmission/Reception



(3) Processing flow (in single-transmission/reception mode)





Figure 12-41. Timing Chart of Master Transmission/Reception (in Single-Transmission/Reception Mode)

**Remark** n: Channel number (n = 0 to 2) p: CSI number (p = 00, 01, 10)





Caution After setting the PER0 register to 1, be sure to set the SPS0 register after 4 or more clocks have elapsed.

(4) Processing flow (in continuous transmission/reception mode)




Figure 12-43. Timing Chart of Master Transmission/Reception (in Continuous Transmission/Reception Mode)

- **Notes 1.** When transmit data is written to the SDR0n register while BFF0n = 1, the transmit data is overwritten.
  - 2. The transmit data can be read by reading the SDR0n register during this period. At this time, the transfer operation is not affected.
- Caution The MD0n0 bit can be rewritten even during operation. However, rewrite it before transfer of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last transmit data.
- **Remarks 1.** <1> to <8> in the figure correspond to <1> to <8> in Figure 12-44 Flowchart of Master Transmission/Reception (in Continuous Transmission/Reception Mode).
  - 2. n: Channel number (n = 0 to 2)p: CSI number (p = 00, 01, 10)




Figure 12-44. Flowchart of Master Transmission/Reception (in Continuous Transmission/Reception Mode)

- Caution After setting the PER0 register to 1, be sure to set the SPS0 register after 4 or more clocks have elapsed.
- **Remark** <1> to <8> in the figure correspond to <1> to <8> in Figure 12-43 Timing Chart of Master Transmission/Reception (in Continuous Transmission/Reception Mode).

### 12.5.4 Slave transmission

Slave transmission is that the 78K0R/Kx3-L transmits data to another device in the state of a transfer clock being input from another device.

3-Wire Serial I/O	CSI00	CSI01	CSI10									
Target channel	Channel 0 of SAU	Channel 1 of SAU	Channel 2 of SAU									
Pins used	SCK00, SO00	SCK01, SO01	SCK10, SO10									
Interrupt	INTCSI00	INTCSI00 INTCSI01 INT										
	Transfer end interrupt (in single-tra	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.										
Error detection flag	Overrun error detection flag (OVF	Overrun error detection flag (OVF0n) only										
Transfer data length	7 or 8 bits	7 or 8 bits										
Transfer rate	The smaller of fcLK/6 [MHz] and fm	ск/2 [MHz] is the maximum transfer	rate Notes 1, 2.									
Data phase		rom the start of the operation of the nalf a clock before the start of the se										
Clock phase	Selectable by CKP0n bit • CKP0n = 0: Forward • CKP0n = 1: Reverse											
Data direction	MSB or LSB first											

- **Notes 1.** Because the external serial clock input to pins SCK00, SCK01, and SCK10 is sampled internally and used, the maximum transfer rate is the smaller of fcLk/6 [MHz] and fMck/2 [MHz].
  - 2. Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET)).
- Remarks 1. fMCK: Operation clock (MCK) frequency of target channel

fclk: System clock frequency

**2.** n: Channel number (n = 0 to 2)


# (1) Register setting

# Figure 12-45. Example of Contents of Registers for Slave Transmission of 3-Wire Serial I/O (CSI00, CSI01, CSI10)

(a)	Serial	outpu	ıt regi	ster 0	(SO0)	) Se	ets on	ly the	bits o	f the t	arget	chanr	nel.			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SO0						CKO02	CKO01	CKO00						SO02	SO01	SO00
	0	0	0	0	1	×	×	×	0	0	0	0	1	0/1	0/1	0/1
	-															-
(b)	Serial	outpu	ıt enal	ble reg	gister	0 (SO	E0)	Sets	only t	he bit	s of th	e targ	jet ch	annel	to 1.	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOE0														SOE02	SOE01	SOE00
	0	0	0	0	0	0	0	0	0	0	0	0	0	0/1	0/1	0/1
(c)		chanı	nel sta	art reg	ister (	0 (SSO	) S	ets on	ly the	bits c	of the	target	chan	nel to	1.	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SS0													SS03	SS02	SS01	SS00
	0	0	0	0	0	0	0	0	0	0	0	0	×	0/1	0/1	0/1
(d)	Serial		regis		(SMF	R0n)										
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SMR0n	CKS0n	CCS0n						STS0n		SIS0n0				MD0n2		MD0n0
	0/1	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0/1
												0:	Transfe	n mode er end ii empty i	nterrup	t
(e)	Serial	comn	nunica	ation o	perat	tion se	ettina	reaiste	er On (	(SCR0	)n)					
(0)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SCR0n	TXE0n	RXE0n	DAP0n	CKP0n		FOCOn	PTC0n1	PTC0n0	DIR0n		SI COn1	SLC0n0			DLS0n1	DLS0n0
	1	0	0/1	0/1	0	0	0	0	0/1	0	0	0	0	1	1	0/1
	<u> </u>		Ŋ						J							J
(f)	Serial	data i	reaiste	er On (	SDR0	n) (lov	ver 8	bits: S	IOp)							
(.)			-					8		6	5	4	3	2	1	0
SDR0n																
OBIION			Βαι	ud rate se	tting			0			т	ransmit d	ata settin	g		
												SI	Ор			
Rei	mark	n: Cha	innel n	umbe	r (n =	0 to 2)										
					-	)1, 10)										
		□ · e	otting	io fivor	l in the		nantar	tranan		mada		Sotting	diaah	lad (or		
		<u> </u>	eung	IS IIXec	i ili ilie	50311	naster	liansn	lissior	imoue	*, 🔜 . 🤇	Setting	juisau	ieu (se		e initia


0/1: Set to 0 or 1 depending on the usage of the user

## (2) Operation procedure




# Figure 12-46. Initial Setting Procedure for Slave Transmission

# Figure 12-47. Procedure for Stopping Slave Transmission





**Remark** Even after communication is stopped, the pin level is retained. To resume the operation, re-set the SO0 register (see Figure 12-48 Procedure for Resuming Slave Transmission).



### Figure 12-48. Procedure for Resuming Slave Transmission

# (3) Processing flow (in single-transmission mode)





**Remark** n: Channel number (n = 0 to 2) p: CSI number (p = 00, 01, 10)




Figure 12-50. Flowchart of Slave Transmission (in Single-Transmission Mode)







Figure 12-51. Timing Chart of Slave Transmission (in Continuous Transmission Mode)

Note When transmit data is written to the SDR0n register while BFF0n = 1, the transmit data is overwritten.

- Caution The MD0n0 bit can be rewritten even during operation. However, rewrite it before transfer of the last bit is started.
- **Remark** n: Channel number (n = 0 to 2) p: CSI number (p = 00, 01, 10)





- Caution After setting the PER0 register to 1, be sure to set the SPS0 register after 4 or more clocks have elapsed.
- **Remark** <1> to <5> in the figure correspond to <1> to <5> in **Figure 12-51 Timing Chart of Slave Transmission (in Continuous Transmission Mode)**.

## 12.5.5 Slave reception

Slave reception is that the 78K0R/Kx3-L receives data from another device in the state of a transfer clock being input from another device.

3-Wire Serial I/O	CSI00	CSI01	CSI10						
Target channel	Channel 0 of SAU	Channel 1 of SAU	Channel 2 of SAU						
Pins used	SCK00, SI00	SCK10, SI10							
Interrupt	INTCSI00	INTCSI00 INTCSI01 INTCSI1							
	Transfer end interrupt only (Settin	g the buffer empty interrupt is pr	ohibited.)						
Error detection flag	Overrun error detection flag (OVF	On) only							
Transfer data length	7 or 8 bits								
Transfer rate	The smaller of fclk/6 [MHz] and f	иск/2 [MHz] is the maximum trans	sfer rate ^{Notes 1, 2} .						
Data phase		om the start of the operation of t alf a clock before the start of the							
Clock phase	Selectable by CKP0n bit • CKP0n = 0: Forward • CKP0n = 1: Reverse								
Data direction	MSB or LSB first								

- **Notes 1.** Because the external serial clock input to pins SCK00, SCK01, and SCK10 is sampled internally and used, the maximum transfer rate is the smaller of fcLk/6 [MHz] and fMCk/2 [MHz].
  - 2. Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET)).

Remarks 1. fMCK: Operation clock (MCK) frequency of target channel

fclk: System clock frequency

**2.** n: Channel number (n = 0 to 2)

# (1) Register setting

# Figure 12-53. Example of Contents of Registers for Slave Reception of 3-Wire Serial I/O (CSI00, CSI01, CSI10)

(a)	Serial	outpu	t regi	ster 0	(SO0)											
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SO0						CKO02	CKO01	CKO00						SO02	SO01	SO00
	0	0	0	0	1	×	×	×	0	0	0	0	1	×	×	×
(1)	(b) Serial output enable register 0 (SOE0) Sets only the bits of the target channel to 0.															
(b)	Serial	outpu 14	13 13	<b>ble reg</b> 12	11	<b>0 (SO</b> 10	<b>E0)</b> . 9	8 Sets	only ti 7	he bit	s of th 5	e targ	jet cha 3	annel 2	to U. 1	0
0050	15	14	13	12	11	10	9	0	/	0	5	4	3			
SOE0	0	0	0	0	0	0	0	0	0	0	0	0	0	SOE02 0/1	SOE01 0/1	SOE00 0/1
															1	
(c)	Serial	chanr	nel sta	rt reg	ister (	) (SS0	) S	ets on	ly the	bits o	of the	target	chan	nel to	1.	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SS0													SS03	SS02	SS01	SS00
	0	0	0	0	0	0	0	0	0	0	0	0	×	0/1	0/1	0/1
( 1)	<b>•</b> • • •				(0)45											
(d)	Serial	mode 14	13	12 12	(SMH 11	10 <b>n)</b> 10	9	8	7	6	5	4	3	2	1	0
			13	12	11	10	9		/			4	3			
SMR0n	CKS0n <b>0/1</b>	CCS0n 1	0	0	0	0	0	STS0n 0	0	SIS0n0 0	1	0	0	MD0n2 0	MD0n1	MD0n0 0
		<u>P</u>												<u> </u>		
															of cha nterrup	
												0.	manore		nonup	
(e)	Serial	comm	nunica	tion c	nerat	ion se	ttina	reaiste	er ()n (	SCB	)n)					
(0)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SCR0n	TXE0n	RXE0n	DAP0n	CKP0n		EOC0n	PTC0n1	PTC0n0	DIR0n		SLC0n1	SLC0n0		DLS0n2	DLS0n1	DLS0n0
	0	1	0/1	0/1	0	0	0	0	0/1	0	0	0	0	1	1	0/1
			7						,							
(f)	Serial	data r	egiste	er On (	SDR0	n) (lov	ver 8	bits: S	lOp)							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SDR0n				0000000 d rate se				0			В	eceive da	ata registe	ər		
			(		3,			0					- 5			
												SI	Ор			
_	_															
Rer	<b>Remark</b> n: Channel number (n = 0 to 2)															


p: CSI number (p = 00, 01, 10)

🔲 : Setting is fixed in the CSI master transmission mode, 🔄 : Setting disabled (set to the initial value)


 $\times:$  Bit that cannot be used in this mode (set to the initial value when not used in any mode)


 $0/1\colon$  Set to 0 or 1 depending on the usage of the user

## (2) Operation procedure



# Figure 12-54. Initial Setting Procedure for Slave Reception






Starting setting for resumption Stop the target for communication or wait (Essential) Manipulating target for communication until the target completes its operation. Disable clock output of the target channel by setting a port register and a Port manipulation (Essential) port mode register. Change the setting if an incorrect division Changing setting of SPS0 register (Selective) ratio of the operation clock is set. Change the setting if the setting of the Changing setting of SMR0n register (Selective) SMR0n register is incorrect. Change the setting if the setting of the (Selective) Changing setting of SCR0n register SCR0n register is incorrect. Change the setting if the setting of the Changing setting of SDR0n register SDR0n register is incorrect. (Selective) Manipulate the CKO0n bit and enable Changing setting of SO0 register (Selective) reception. Clear the SOE0 register to 0 and stop Changing setting of SOE0 register (Essential) data output of the target channel. Cleared by using SIR0n register if FEF, Clearing error flag (Selective) PEF, or OVF flag remains set. Enable clock output of the target channel Port manipulation (Essential) by setting a port register and a port mode register. SE0n = 1 when the SS0n bit of the target (Essential) Writing to SS0 register channel is set to 1. Wait for a clock from the master. (Essential) Starting communication

### Figure 12-56. Procedure for Resuming Slave Reception







**Remark** n: Channel number (n = 0 to 2) p: CSI number (p = 00, 01, 10)




Figure 12-58. Flowchart of Slave Reception (in Single-Reception Mode)

## 12.5.6 Slave transmission/reception

Slave transmission/reception is that the 78K0R/Kx3-L transmits/receives data to/from another device in the state of a transfer clock being input from another device.

3-Wire Serial I/O	CS100	CSI01	CSI10									
Target channel	Channel 0 of SAU	Channel 1 of SAU	Channel 2 of SAU									
Pins used	SCK00, SI00, SO00	SCK01, SI01, SO01	SCK10, SI10, SO10									
Interrupt	INTCSI00	INTCSI01	INTCSI10									
	Transfer end interrupt (in single-tracan be selected.	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.										
Error detection flag	Overrun error detection flag (OVF	Overrun error detection flag (OVF0n) only										
Transfer data length	7 or 8 bits	7 or 8 bits										
Transfer rate	The smaller of fclk/6 [MHz] and f	ск/2 [MHz] is the maximum transfer	rate Notes 1, 2.									
Data phase		<ul> <li>Selectable by DAP0n bit</li> <li>DAP0n = 0: Data I/O starts from the start of the operation of the serial clock.</li> <li>DAP0n = 1: Data I/O starts half a clock before the start of the serial clock operation.</li> </ul>										
Clock phase	Selectable by CKP0n bit • CKP0n = 0: Forward • CKP0n = 1: Reverse											
Data direction	MSB or LSB first											

- **Notes 1.** Because the external serial clock input to pins SCK00, SCK01, and SCK10 is sampled internally and used, the maximum transfer rate is the smaller of fcLk/6 [MHz] and fMck/2 [MHz].
  - 2. Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET)).
- Remarks 1. fMCK: Operation clock (MCK) frequency of target channel
  - fclk: System clock frequency
  - **2.** n: Channel number (n = 0 to 2)

# (1) Register setting

# Figure 12-59. Example of Contents of Registers for Slave Transmission/Reception of 3-Wire Serial I/O (CSI00, CSI01, CSI10)

(a)	Serial	outpu	t regi	ster 0	(SO0)	Se	ets on	ly the	bits o	f the t	arget	chanr	nel.			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SO0	0	0	0	0	1	СКО02 ×	СКО01 ×	СКО00 ×	0	0	0	0	1	soo2 0/1	soo1 <b>0/1</b>	sooo 0/1
(b)	Serial	outpu	t enal	ble reg	gister	0 (SO	E0)	Sets	only t	he bit	s of th	ne targ	jet cha	annel	to 1.	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOE0	0	0	0	0	0	0	0	0	0	0	0	0	0	SOE02 0/1	SOE01 <b>0/1</b>	SOE00 0/1
(c)	Serial	chanr	nel sta	art reg	ister (	) (SS0	) S	ets on	ly the	bits c	of the	target	chan	nel to	1.	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SS0	0	0	0	0	0	0	0	0	0	0	0	0	SS03 ×	sso2 0/1	SS01 <b>0/1</b>	ssoo 0/1
(d)	Serial		-		-	-			_							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SMR0n	CKS0n 0/1	CCS0n 1	0	0	0	0	0	STS0n 0	0	SIS0n0 0	1	0	0	MD0n2 0	MD0n1 0	MD0n0 0/1
			-								_	0:	oeratior Transfe Buffer e	r end ir	nterrup	t
(e)	Serial				-		-	-		-	-		-	-		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SCR0n	TXE0n 1	RXE0n 1	DAP0n <b>0/1</b>	CKP0n <b>0/1</b>	0	EOC0n 0	PTC0n1 0	PTC0n0 0	DIR0n <b>0/1</b>	0	SLC0n1 0	SLC0n0 0	0	DLS0n2 1	DLS0n1 <b>1</b>	DLS0n0 0/1
(f)	Serial	data r	egiste	er On (	SDR0	n) (lov	ver 8	bits: S	lOp)							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SDR0n				0000000 Id rate set	ting)			0		Tra	ansmit da	ta setting	/receive o	lata regis	ter	
												SI	Ор			
Rer		n: Cha p: CSI														

: Setting is fixed in the CSI master transmission mode, : Setting disabled (set to the initial value) : Bit that cannot be used in this mode (set to the initial value when not used in any mode)


0/1: Set to 0 or 1 depending on the usage of the user

## (2) Operation procedure

# Starting initial setting Release the serial array unit from the Setting PER0 register reset status and start clock supply. Set the prescaler. Setting SPS0 register Set an operation mode, etc. Setting SMR0n register Setting SCR0n register Set a communication format. Set bits 15 to 9 to 000000B for baud Setting SDR0n register rate setting. Manipulate the SO0n bit and set an Setting SO0 register initial output level. Set the SOE0n bit to 1 and enable data Changing setting of SOE0 register output of the target channel. Enable data output of the target channel by setting a port register and a port Setting port mode register. SE0n = 1 when the SS0n bit of the target Writing to SS0 register channel is set to 1. Set transmit data to the SIOp register (bits 7 to 0 of the SDR0n register) and Starting communication wait for a clock from the master.


# Figure 12-60. Initial Setting Procedure for Slave Transmission/Reception





**Remark** Even after communication is stopped, the pin level is retained. To resume the operation, re-set the SO0 register (see Figure 12-62 Procedure for Resuming Slave Transmission/Reception).

## Figure 12-62. Procedure for Resuming Slave Transmission/Reception



Stop the target for communication or wait until the target completes its operation.

Disable data output of the target channel by setting a port register and a port mode register.

Change the setting if an incorrect division ratio of the operation clock is set.

Change the setting if an incorrect division ratio of the operation clock is set.

Change the setting if the setting of the SMR0n register is incorrect.

Change the setting if the setting of the SCR0n register is incorrect.

Cleared by using SIR0n register if FEF, PEF, or OVF flag remains set.

Set the SOE0 register and stop data output of the target channel.

Manipulate the SO0n bit and set an initial output level.

Set the SOE0 register and enable data output of the target channel.

Enable data output of the target channel by setting a port register and a port mode register.

SE0n = 1 when the SS0n bit of the target channel is set to 1.

Sets transmit data to the SIOp register (bits 7 to 0 of the SDR0n register) and wait for a clock from the master.

Starts the target for communication.

(3) Processing flow (in single-transmission/reception mode)





Figure 12-63. Timing Chart of Slave Transmission/Reception (in Single-Transmission/Reception Mode)

**Remark** n: Channel number (n = 0 to 2)p: CSI number (p = 00, 01, 10)





Caution After setting the PER0 register to 1, be sure to set the SPS0 register after 4 or more clocks have elapsed.

(4) Processing flow (in continuous transmission/reception mode)





Figure 12-65. Timing Chart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode)

- **Notes 1.** When transmit data is written to the SDR0n register while BFF0n = 1, the transmit data is overwritten.
  - **2.** The transmit data can be read by reading the SDR0n register during this period. At this time, the transfer operation is not affected.
- Caution The MD0n0 bit can be rewritten even during operation. However, rewrite it before transfer of the last bit is started, so that it will be rewritten before the transfer end interrupt of the last transmit data.
- **Remarks 1.** <1> to <8> in the figure correspond to <1> to <8> in **Figure 12-66** Flowchart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode).
  - 2. n: Channel number (n = 0 to 2)p: CSI number (p = 00, 01, 10)





- Caution After setting the PER0 register to 1, be sure to set the SPS0 register after 4 or more clocks have elapsed.
- **Remark** <1> to <8> in the figure correspond to <1> to <8> in Figure 12-65 Timing Chart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode).

### 12.5.7 Calculating transfer clock frequency

The transfer clock frequency for 3-wire serial I/O (CSI00, CSI01, CSI10) communication can be calculated by the following expressions.

# (1) Master

(Transfer clock frequency) = {Operation clock (MCK) frequency of target channel} ÷ (SDR0n[15:9] + 1) ÷ 2 [Hz]

## (2) Slave

(Transfer clock frequency) = {Frequency of serial clock (SCK) supplied by master}^{Note} [Hz]

- Note The permissible maximum frequency is the smaller of fcLk/6 [MHz] and fMck/2 [MHz].
- **Remark** The value of SDR0n[15:9] is the value of bits 15 to 9 of the SDR0n register (0000000B to 1111111B) and therefore is 0 to 127.

The operation clock (MCK) is determined by serial clock select register 0 (SPS0) and bit 15 (CKS0n) of serial mode register 0n (SMR0n).

SMR0n			ç	SPS0 F	Operation Clo	ock (MCK) Note 1							
Register						•							
CKS0n	PRS 013	PRS 012	PRS 011	PRS 010	PRS 003	PRS 002	PRS 001	PRS 000	fclк = 20 MH				
0	х	Х	х	х	0	0	0	0	fclk	20 MHz			
	х	Х	х	х	0	0	0	1	fclĸ/2	10 MHz			
	Х	Х	Х	Х	0	0	1	0	fclk/2 ²	5 MHz			
	х	Х	х	Х	0	0	1	1	fclk/2 ³	2.5 MHz			
	х	х	х	х	0	1	0	0	fclk/2 ⁴	1.25 MHz			
	х	Х	Х	х	0	1	0	1	fс∟к/2⁵	625 kHz			
	х	х	х	х	0	1	1	0	fclk/2 ⁶	313 kHz			
	х	х	х	х	0	1	1	1	fclk/2 ⁷	156 kHz			
	х	Х	х	Х	1	0	0	0	fclk/2 ⁸	78.1 kHz			
	х	Х	х	х	1	0	0	1	fclĸ/2 ⁹	39.1 kHz			
	х	Х	х	х	1	0	1	0	fclk/2 ¹⁰	19.5 kHz			
	х	Х	х	х	1	0	1	1	fclk/2 ¹¹	9.77 kHz			
	х	Х	х	х	1	1	1	1	INTTM02 ^{Note2}				
1	0	0	0	0	х	х	х	х	fclk	20 MHz			
	0	0	0	1	х	х	х	х	fс <b></b> ьк/ <b>2</b>	10 MHz			
	0	0	1	0	х	х	х	х	fclk/2 ²	5 MHz			
	0	0	1	1	х	Х	х	х	fclk/2³	2.5 MHz			
	0	1	0	0	х	х	х	х	fc∟ĸ/2⁴	1.25 MHz			
	0	1	0	1	х	х	х	х	fc∟ĸ/2⁵	625 kHz			
	0	1	1	0	х	Х	х	х	fclk/2 ⁶	313 kHz			
	0	1	1	1	х	х	х	х	fclk/2 ⁷	156 kHz			
	1	0	0	0	х	х	х	х	fclk/2 ⁸	78.1 kHz			
	1	0	0	1	х	Х	х	х	fclk/2 ⁹	39.1 kHz			
	1	0	1	0	х	х	х	х	fclк/2 ¹⁰ 19.5 kHz				
	1	0	1	1	х	х	х	х	fcцк/2 ¹¹ 9.77 kHz				
	1	1	1	1	х	K INTTM02 ^{Note2}							
		(	Other th	han abo	ove				Setting prohibi	ted			

Table 12-2. Selection of Operation Clock

Notes 1. When changing the clock selected for fcLK (by changing the system clock control register (CKC) value), do so after having stopped (ST0 = 000FH) the operation of the serial array unit (SAU). When selecting INTTM02 for the operation clock, also stop the timer array unit TAUS (TT0 = 00FFH).

2. SAU can be operated at a fixed division ratio of the subsystem clock, regardless of the fcLκ frequency (main system clock, subsystem clock), by setting the TIS02 bit of the TIS0 register of TAUS to 1, selecting fsuB/4 for the input clock, and selecting INTTM02 using the SPS0 register. When changing fcLκ, however, SAU and TAUS must be stopped as described in Note 1 above.

Remarks 1. X: Don't care

**2.** n: Channel number (n = 0 to 2)

# 12.6 Operation of UART (UART0, UART1) Communication

This is a start-stop synchronization function using two lines: serial data transmission (TxD) and serial data reception (RxD) lines. It transmits or receives data in asynchronization with the party of communication (by using an internal baud rate). Full-duplex UART communication can be realized by using two channels, one dedicated to transmission (even channel) and the other to reception (odd channel).

[Data transmission/reception]

- Data length of 5, 7, or 8 bits
- Select the MSB/LSB first
- · Level setting of transmit/receive data and select of reverse
- Parity bit appending and parity check functions
- Stop bit appending

[Interrupt function]

- Transfer end interrupt/buffer empty interrupt
- Error interrupt in case of framing error, parity error, or overrun error

[Error detection flag]

• Framing error, parity error, or overrun error

The LIN-bus is supported in UART0 (0, 1 channels of unit) [LIN-bus functions]

Wakeup signal detection

UART0 uses channels 0 and 1 of SAU. UART1 uses channels 2 and 3 of SAU.

- Sync break field (SBF) detection
- Sync field measurement, baud rate calculation

External interrupt (INTP0) or timer array unit TAUS is used.

Used as Simplified I²C Channel Used as CSI Used as UART 0 CSI00 UART0 (supporting LIN-bus) 1 CSI01 _ 2 CSI10 UART1 IIC10 3 _ _

UART performs the following four types of communication operations.

- UART transmission (See 12.6.1.)
- UART reception (See 12.6.2.)
- LIN transmission (UART0 only) (See 12.6.3.)
- LIN reception (UART0 only) (See 12.6.4.)

# 12.6.1 UART transmission

UART transmission is an operation to transmit data from the 78K0R/Kx3-L to another device asynchronously (startstop synchronization).

Of two channels used for UART, the even channel is used for UART transmissio	n.
------------------------------------------------------------------------------	----

UART	UART0	UART1				
Target channel	Channel 0 of SAU	Channel 2 of SAU				
Pins used	TxD0	TxD1				
Interrupt	INTST0	INTST1				
	Transfer end interrupt (in single-transfer mode) or bu can be selected.	uffer empty interrupt (in continuous transfer mode)				
Error detection flag	None					
Transfer data length	5, 7, or 8 bits					
Transfer rate	Max. fмск/6 [bps] (SDR0n [15:9] = 2 or more), Min. f	сцк/(2 × 2 ¹¹ × 128) [bps] ^{Note}				
Data phase	Forward output (default: high level) Reverse output (default: low level)					
Parity bit	<ul> <li>The following selectable</li> <li>No parity bit</li> <li>Appending 0 parity</li> <li>Appending even parity</li> <li>Appending odd parity</li> </ul>					
Stop bit	The following selectable <ul> <li>Appending 1 bit</li> <li>Appending 2 bits</li> </ul>					
Data direction	MSB or LSB first					

**Note** Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see **CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET)**).

Remarks 1. fmck: Operation clock (MCK) frequency of target channel

- fclk: System clock frequency
- **2.** n: Channel number (n = 0, 2)

# (1) Register setting


# Figure 12-67. Example of Contents of Registers for UART Transmission of UART (UART0, UART1) (1/2)


(a)	Serial	outpu	t regi	ster 0	(SO0)	) Se	ets on	ly the	bits o	f the t	arget	chann	el to	1.		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SO0	0	0	0	0	1	СКО02 ×	СКО01 ×	СКО00 ×	0	0	0	0	1	SO02 0/1 ^{Note}	SO01 ×	SO00 0/1 ^{Note}
	Ŭ	Ŭ	•	•	•	~	~	~	<u> </u>			•		0, 1	~	0, 1
(1-)	Carlal	<b>t</b>						0-1-		h .	6 4 10		at ab		4. 4	
(D)	Serial	-		-	-	-	-		-			-				0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOE0	0	0	0	0	0	0	0	0	0	0	0	0	0	SOE02 0/1	SOE01 ×	SOE00 0/1
(c)	Serial	chanr	nel sta	rt reg	ister (	) (SSO	) S	ets on	ly the	bits c	of the	target	chan	nel to	1.	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SS0													SS03	SS02	SS01	SS00
	0	0	0	0	0	0	0	0	0	0	0	0	×	0/1	×	0/1
(d)	Serial	outpu	t leve	l regis	ter 0	(SOLO	)) S	ets on	ly the	bits o	of the	target	chan	nel.		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOL0														SOL02		SOL00
	0	0	0	0	0	0	0	0	0	0	0	0	0	0/1	0	0/1
								(	): Forw	ard (no	ormal) ti	ransmis	ssion			
										1: Re	verse t	ransmi	ssion			
(e)	Serial	mode	regis	ter On	(SMR	l0n)										
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SMR0n	CKS0n	CCS0n		-				STS0n		SIS0n0				MD0n2	MD0n1	MD0n0
	0/1	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0/1
	·											0: T	Transfe	mode r end in empty ir	terrupt	

**Note** Before transmission is started, be sure to set to 1 when the SOL0n bit of the target channel is set to 0, and set to 0 when the SOL0n bit of the target channel is set to 1. The value varies depending on the communication data during communication operation.

**Remark** n: Channel number (n = 0, 2)

□ : Setting is fixed in the UART transmission mode, □ : Setting disabled (fixed by hardware)
 ×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)
 0/1: Set to 0 or 1 depending on the usage of the user





□: Setting is fixed in the UART transmission mode, □: Setting disabled (set to the initial value) 0/1: Set to 0 or 1 depending on the usage of the user

## (2) Operation procedure




Figure 12-68. Initial Setting Procedure for UART Transmission





**Remark** Even after communication is stopped, the pin level is retained. To resume the operation, re-set the SO0 register (see Figure 12-70 Procedure for Resuming UART Transmission).

	Starting setting for resumption	
(Essential)	Port manipulation	
(Selective)	Changing setting of SPS0 register	
(Selective)	Changing setting of SDR0 register	
(Selective)	Changing setting of SMR0n register	
(Selective)	Changing setting of SCR0n register	
(Selective)	Changing setting of SOL0n register	
(Essential)	Changing setting of SOE0 register	
(Essential)	Changing setting of SO0 register	
(Essential)	Changing setting of SOE0 register	
(Essential)	Port manipulation	
(Essential)	Writing to SS0 register	
(Essential)	Starting communication	

## Figure 12-70. Procedure for Resuming UART Transmission

Disable data output of the target channel by setting a port register and a port mode register.

Change the setting if an incorrect division ratio of the operation clock is set.

Change the setting if an incorrect transfer baud rate is set.

Change the setting if the setting of the SMR0n register is incorrect.

Change the setting if the setting of the SCR0n register is incorrect.

Change the setting if the setting of the SOL0n register is incorrect.

Clear the SOE0n bit to 0 and stop output.

Manipulate the SO0n bit and set an initial output level.


Set the SOE0n bit to 1 and enable output.


Enable data output of the target channel by setting a port register and a port mode register.

SE0n = 1 when the SS0n bit of the target channel is set to 1.

Sets transmit data to the TXDq register (bits 7 to 0 of the SDR0n register) and start communication.

# (3) Processing flow (in single-transmission mode)





**Remark** n: Channel number (n = 0, 2), q: UART number (q = 0, 1)





Figure 12-72. Flowchart of UART Transmission (in Single-Transmission Mode)

## (4) Processing flow (in continuous transmission mode)




# Figure 12-73. Timing Chart of UART Transmission (in Continuous Transmission Mode)

Note When transmit data is written to the SDR0n register while BFF0n = 1, the transmit data is overwritten.

Caution The MD0n0 bit can be rewritten even during operation. However, rewrite it before transfer of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last transmit data.

**Remark** n: Channel number (n = 0, 2), q: UART number (q = 0, 1)





- Caution After setting the PER0 register to 1, be sure to set the SPS0 register after 4 or more clocks have elapsed.
- **Remark** <1> to <5> in the figure correspond to <1> to <5> in **Figure 12-73 Timing Chart of UART Transmission (in Continuous Transmission Mode)**.

# 12.6.2 UART reception

UART reception is an operation wherein the 78K0R/Kx3-L asynchronously receives data from another device (start-stop synchronization).

UART	UART0	UART1						
Target channel	Channel 1 of SAU	Channel 3 of SAU						
Pins used	RxD0	RxD1						
Interrupt	INTSR0 INTSR1							
	Transfer end interrupt only (Setting the buffer empty	interrupt is prohibited.)						
Error interrupt	INTSRE0	INTSRE1						
Error detection flag	<ul> <li>Framing error detection flag (FEF0n)</li> <li>Parity error detection flag (PEF0n)</li> <li>Overrun error detection flag (OVF0n)</li> </ul>							
Transfer data length	5, 7 or 8 bits							
Transfer rate	Max. fмск/6 [bps] (SDR0n [15:9] = 2 or more), Min. f	сцк/(2 × 2 ¹¹ × 128) [bps] ^{Note}						
Data phase	Forward output (default: high level) Reverse output (default: low level)							
Parity bit	<ul> <li>The following selectable</li> <li>No parity bit (no parity check)</li> <li>Appending 0 parity (no parity check)</li> <li>Appending even parity</li> <li>Appending odd parity</li> </ul>							
Stop bit	Appending 1 bit							
Data direction	MSB or LSB first							

For UART reception, the odd channel of the two channels used for UART is used.

**Note** Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see **CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET)**).

Remarks 1. fmck: Operation clock (MCK) frequency of target channel

fclk: System clock frequency

**2.** n: Channel number (n = 1, 3)

# (1) Register setting

# Figure 12-75. Example of Contents of Registers for UART Reception of UART (UART0, UART1) (1/2)

(a)	Seri	al out	put re	gister	0 (SC	00)										
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SO0	0	0	0	0	1	СКО02 ×	CKO01 ×	СКО00 ×	0	0	0	0	1	SO02 ×	SO01 ×	SO00 ×
															L	
(b)	Seri	al out	put er	nable i	registe	er 0 (S	60E0)	Set	s only	y the b	oits of	the ta	arget o	hann	el is O	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOE0	0	0	0	0	0	0	0	0	0	0	0	0	0	SOE02 ×	SOE01 0/1	SOE00 ×
(c)					-	•	-		-	he bits		-				
ĺ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SS0	0	0	0	0	0	0	0	0	0	0	0	0	sso3 0/1	SS02 ×	SS01 <b>0/1</b>	SS00 ×
(d)	Sori	al mo	de rec	listor	0n (SI	/IR0n)	<u>.</u>					-	<u>.</u>	<u>.</u>		
(u)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SMR0n	CKS0n 0/1	CCS0n 0	0	0	0	0	0	STS0n 1	0	SIS0n0 0/1	1	0	0	MD0n2 0	MD0n1 <b>1</b>	MD0n0 0
						orward everse		ıl) recep on	otion			•			of char iterrupt	
(e)	Seri	al mo	de reg	jister	Or (SN	IR0r)										
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SMR0r	CKS0r 0/1	CCS0r 0	0	0	0	0	0	STS0r 0	0	SIS0r0 0	1	0	0	MD0r2 0	MD0r1 1	MD0r0 0/1
	Same	setting	value	as CKS	0n							•			of char iterrupt	

#### Caution For the UART reception, be sure to set SMR0r of channel r that is to be paired with channel n.

**Remark** n: Channel number (n = 1, 3), r: Channel number (r = n - 1)

□: Setting is fixed in the UART reception mode, □: Setting disabled (set to the initial value)
 ×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)
 0/1: Set to 0 or 1 depending on the usage of the user


# Figure 12-75. Example of Contents of Registers for UART Reception of UART (UART0, UART1) (2/2)

(f)	Serial	comn	nunica	ation o	perat	ion se	etting	regist	er On (	SCR	Dn)					
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SCR0n	TXE0n 0	RXE0n 1	DAP0n 0	CKP0n 0	0	EOC0n 1	PTC0n1 <b>0/1</b>	PTC0n0 0/1	DIR0n 0/1	0	SLC0n1 0	SLC0n0 1	0	DLS0n2 1	DLS0n1 0/1	DLS0n0 0/1
(g)	Serial	data r 14	r <b>egiste</b> 13	<b>er On (</b> 12	<b>SDR0</b> 11	9 <b>n) (lo</b> v 10	<b>ver 8</b>   9	bits: R 8	<b>XDq)</b> 7	6	5	4	3	2	1	0
SDR0n			Bau	ıd rate set	ting			0			F	Receive da	ata regis	ter		
	_											RX	Dq			

**Remark** n: Channel number (n = 1, 3), q: UART number (q = 0, 1)

□: Setting is fixed in the UART reception mode, □: Setting disabled (set to the initial value) 0/1: Set to 0 or 1 depending on the usage of the user

# (2) Operation procedure



# Figure 12-76. Initial Setting Procedure for UART Reception

# Caution After setting the PER0 register to 1, be sure to set the SPS0 register after 4 or more clocks have elapsed.





Figure 12-77. Procedure for Stopping UART Reception


Write 1 to the ST0n bit of the target channel.

Stop communication in midway.




# Figure 12-78. Procedure for Resuming UART Reception


# (3) Processing flow





**Remark** n: Channel number (n = 1, 3), q: UART number (q = 0, 1)





# Caution After setting the PER0 register to 1, be sure to set the SPS0 register after 4 or more clocks have elapsed.

## 12.6.3 LIN transmission

Of UART transmission, UART0 supports LIN communication. For LIN transmission, channel 0 of unit (SAU) is used.

UART	UART0	UART1					
Support of LIN communication	Supported	Not supported					
Target channel	Channel 0 of SAU	_					
Pins used	TxD0	_					
Interrupt	INTSTO –						
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.						
Error detection flag	None						
Transfer data length	8 bits						
Transfer rate	Max. fмск/6 [bps] (SDR00 [15:9] = 2 or more), Min. fcLк/(2 × 2 ¹¹ × 128) [bps] ^{Note}						
Data phase	Forward output (default: high level) Reverse output (default: low level)						
Parity bit	<ul> <li>The following selectable</li> <li>No parity bit</li> <li>Appending 0 parity</li> <li>Appending even parity</li> <li>Appending odd parity</li> </ul>						
Stop bit	The following selectable <ul> <li>Appending 1 bit</li> <li>Appending 2 bits</li> </ul>						
Data direction	MSB or LSB first						

**Note** Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see **CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET)**).

Remark fMCK: Operation clock (MCK) frequency of target channel fcLK: System clock frequency

LIN stands for Local Interconnect Network and is a low-speed (1 to 20 kbps) serial communication protocol designed to reduce the cost of an automobile network.

Communication of LIN is single-master communication and up to 15 slaves can be connected to one master.


The slaves are used to control switches, actuators, and sensors, which are connected to the master via LIN.

Usually, the master is connected to a network such as CAN (Controller Area Network).

A LIN bus is a single-wire bus to which nodes are connected via transceiver conforming to ISO9141.

According to the protocol of LIN, the master transmits a frame by attaching baud rate information to it. A slave receives this frame and corrects a baud rate error from the master. If the baud rate error of a slave is within  $\pm 15\%$ , communication can be established.

Figure 12-81 outlines a transmission operation of LIN.




# Figure 12-81. Transmission Operation of LIN

Notes 1. The baud rate is set so as to satisfy the standard of the wakeup signal and data of 00H is transmitted.

A sync break field is defined to have a width of 13 bits and output a low level. Where the baud rate for main transfer is N [bps], therefore, the baud rate of the sync break field is calculated as follows.
 (Baud rate of sync break field) = 9/13 × N

By transmitting data of 00H at this baud rate, a sync break field is generated.

- **3.** INTST0 is output upon completion of transmission. INTST0 is also output when SBF transmission is executed.
- Remark The interval between fields is controlled by software.



#### Figure 12-82. Flowchart for LIN Transmission

# 12.6.4 LIN reception


Of UART reception, UART0 supports LIN communication.

For LIN reception, channel 1 of unit (SAU) is used.

UART	UARTO	UART1						
Support of LIN communication	Supported	Not supported						
Target channel	Channel 1 of SAU	_						
Pins used	RxD0	_						
Interrupt	INTSRO	_						
	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)							
Error interrupt	INTSRE0	_						
Error detection flag       • Framing error detection flag (FEF01)         • Parity error detection flag (PEF01)         • Overrun error detection flag (OVF01)								
Transfer data length	8 bits							
Transfer rate	Max. fмск/6 [bps] (SDR01 [15:9] = 2 or more), N	Min. fcLk/( $2 \times 2^{11} \times 128$ ) [bps] ^{Note}						
Data phase	Forward output (default: high level) Reverse output (default: low level)							
Parity bit Parity bit • No parity bit • Appending 0 parity • Appending even parity • Appending odd parity								
Stop bit	The following selectable <ul> <li>Appending 1 bit</li> <li>Appending 2 bits</li> </ul>							
Data direction	MSB or LSB first							

- **Note** Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see **CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET)**).
- Remark fmck: Operation clock (MCK) frequency of target channel
  - fclk: System clock frequency

Figure 12-83 outlines a reception operation of LIN.



#### Figure 12-83. Reception Operation of LIN


Here is the flow of signal processing.

- <1> The wakeup signal is detected by detecting an interrupt edge (INTP0) on a pin. When the wakeup signal is detected, enable reception of UART0 (RXE01 = 1) and wait for SBF reception.
- <2> When the start bit of SBF is detected, reception is started and serial data is sequentially stored in the RXD0 register (= bits 7 to 0 of the serial data register 01 (SDR01)) at the set baud rate. When the stop bit is detected, the reception end interrupt request (INTSR0) is generated. When data of low levels of 11 bits or more is detected as SBF, it is judged that SBF reception has been correctly completed. If data of low levels of less than 11 bits is detected as SBF, it is judged that an SBF reception error has occurred, and the system returns to the SBF reception wait status.
- <3> When SBF reception has been correctly completed, start channel 7 of the timer array unit TAUS and measure the bit interval (pulse width) of the sync field (see 6.7.5 Operation as input signal high-/low-level width measurement).
- <4> Calculate a baud rate error from the bit interval of sync field (SF). Stop UART0 once and adjust (re-set) the baud rate.
- <5> The checksum field should be distinguished by software. In addition, processing to initialize UART0 after the checksum field is received and to wait for reception of SBF should also be performed by software.


Figure 12-84 shows the configuration of a port that manipulates reception of LIN.

The wakeup signal transmitted from the master of LIN is received by detecting an edge of an external interrupt (INTP0). The length of the sync field transmitted from the master can be measured by using the external event capture operation of the timer array unit TAUS to calculate a baud-rate error.

By controlling switch of port input (ISC0/ISC1), the input source of port input (RxD0) for reception can be input to the external interrupt pin (INTP0) and timer array unit TAUS.








The peripheral functions used for the LIN communication operation are as follows.

<Peripheral functions used>

- External interrupt (INTP0); Wakeup signal detection
- Usage: To detect an edge of the wakeup signal and the start of communication
- Channel 7 of timer array unit TAUS; Baud rate error detection
  - Usage: To detect the length of the sync field (SF) and divide it by the number of bits in order to detect an error (The interval of the edge input to RxD0 is measured in the capture mode.)
- Channels 0 and 1 (UART0) of serial array unit (SAU)





# 12.6.5 Calculating baud rate

# (1) Baud rate calculation expression

The baud rate for UART (UART0, UART1) communication can be calculated by the following expressions.

```
(Baud rate) = {Operation clock (MCK) frequency of target channel} ÷ (SDR0n[15:9] + 1) ÷ 2 [bps]
```

Caution Setting SDR0n [15:9] = (0000000B, 0000001B) is prohibited.

- **Remarks 1.** When UART is used, the value of SDR0n[15:9] is the value of bits 15 to 9 of the SDR0n register (0000010B to 1111111B) and therefore is 2 to 127.
  - **2.** n: Channel number (n = 0 to 3)

The operation clock (MCK) is determined by serial clock select register 0 (SPS0) and bit 15 (CKS0n) of serial mode register 0n (SMR0n).

SMR0n Register			9	SPS0 F	Registe	r			Operation Clo	ock (MCK) ^{Note1}
CKS0n	PRS 013	PRS 012	PRS 011	PRS 010	PRS 003	PRS 002	PRS 001	PRS 000		fclк = 20 MHz
0	х	х	х	х	0	0	0	0	fclĸ	20 MHz
	х	х	х	х	0	0	0	1	fс∟к/2	10 MHz
	х	Х	Х	х	0	0	1	0	fclk/2 ²	5 MHz
	х	х	х	х	0	0	1	1	fclk/2 ³	2.5 MHz
	х	х	х	х	0	1	0	0	fclk/2 ⁴	1.25 MHz
	х	х	х	х	0	1	0	1	fc∟ĸ/2⁵	625 kHz
	х	х	х	х	0	1	1	0	fclk/2 ⁶	313 kHz
	х	х	х	х	0	1	1	1	fclk/2 ⁷	156 kHz
	х	Х	Х	х	1	0	0	0	fc∟ĸ/2 ⁸	78.1 kHz
	х	х	х	х	1	0	0	1	fclk/2 ⁹	39.1 kHz
	х	х	х	х	1	0	1	0	fськ/2 ¹⁰	19.5 kHz
	х	х	х	х	1	0	1	1	fськ/2 ¹¹	9.77 kHz
	х	х	х	х	1	1	1	1	INTTM02 ^{Note2}	
1	0	0	0	0	х	х	х	х	fclĸ	20 MHz
	0	0	0	1	х	х	х	х	fс∟к/2	10 MHz
	0	0	1	0	х	х	х	х	fclk/2 ²	5 MHz
	0	0	1	1	х	Х	х	Х	fclk/2 ³	2.5 MHz
	0	1	0	0	х	х	х	х	fclk/2 ⁴	1.25 MHz
	0	1	0	1	х	х	х	х	fc∟ĸ/2⁵	625 kHz
	0	1	1	0	х	х	х	х	fclk/2 ⁶	313 kHz
	0	1	1	1	х	х	х	х	fclk/2 ⁷	156 kHz
	1	0	0	0	х	х	х	х	fclk/2 ⁸	78.1 kHz
	1	0	0	1	х	Х	х	х	fclk/2 ⁹	39.1 kHz
	1	0	1	0	х	х	х	х	fclk/2 ¹⁰	19.5 kHz
	1	0	1	1	х	х	х	х	fськ/2 ¹¹	9.77 kHz
	1	1	1	1	х	Х	х	х	INTTM02 ^{Note2}	
		(	Other th	nan abo	ove				Setting prohibi	ted

Table 12-3. Selection of Operation Clock

Notes 1. When changing the clock selected for fcLK (by changing the system clock control register (CKC) value), do so after having stopped (ST0 = 000FH) the operation of the serial array unit (SAU). When selecting INTTM02 for the operation clock, also stop the timer array unit TAUS (TT0 = 00FFH).

2. SAU can be operated at a fixed division ratio of the subsystem clock, regardless of the fcLk frequency (main system clock, subsystem clock), by setting the TIS02 bit of the TIS0 register of TAUS to 1, selecting fsuB/4 for the input clock, and selecting INTTM02 using the SPS0 register. When changing fcLk, however, SAU and TAUS must be stopped as described in Note 1 above.

Remarks 1. X: Don't care

**2.** n: Channel number (n = 0 to 3)

# (2) Baud rate error during transmission

The baud rate error of UART (UART0, UART1) communication during transmission can be calculated by the following expression. Make sure that the baud rate at the transmission side is within the permissible baud rate range at the reception side.

(Baud rate error) = (Calculated baud rate value) ÷ (Target baud rate) × 100 - 100 [%]


Here is an example of setting a UART baud rate at  $f_{CLK} = 20$  MHz.

UART Baud Rate		f	ськ = 20 МНz	
(Target Baud Rate)	Operation Clock (MCK)	SDR0n[15:9]	Calculated Baud Rate	Error from Target Baud Rate
300 bps	fclk/2 ⁹	64	300.48 bps	+0.16 %
600 bps	fclk/2 ⁸	64	600.96 bps	+0.16 %
1200 bps	fclĸ/2 ⁷	64	1201.92 bps	+0.16 %
2400 bps	fclĸ/2 ⁶	64	2403.85 bps	+0.16 %
4800 bps	fclĸ/2⁵	64	4807.69 bps	+0.16 %
9600 bps	fclk/2 ⁴	64	9615.38 bps	+0.16 %
19200 bps	fclĸ/2³	64	19230.8 bps	+0.16 %
31250 bps	fclk/2 ³	39	31250.0 bps	±0.0 %
38400 bps	fclk/2 ²	64	38461.5 bps	+0.16 %
76800 bps	fclk/2	64	76923.1 bps	+0.16 %
153600 bps	fclk	64	153846 bps	+0.16 %
312500 bps	fclĸ	31	312500 bps	±0.0 %

**Remark** n: Channel number (n = 0, 2)

### (3) Permissible baud rate range for reception

The permissible baud rate range for reception during UART (UART0, UART1) communication can be calculated by the following expression. Make sure that the baud rate at the transmission side is within the permissible baud rate range at the reception side.




Brate: Calculated baud rate value at the reception side (See 12.6.5 (1) Baud rate calculation expression.)


k: SDR0n[15:9] + 1

Nfr: 1 data frame length [bits]

= (Start bit) + (Data length) + (Parity bit) + (Stop bit)

**Remark** n: Channel number (n = 1, 3)





As shown in Figure 12-86, the timing of latching receive data is determined by the division ratio set by bits 15 to 9 of the serial data register 0n (SDR0n) after the start bit is detected. If the last data (stop bit) is received before this latch timing, the data can be correctly received.

# 12.7 Operation of Simplified I²C (IIC10) Communication

This is a clocked communication function to communicate with two or more devices by using two lines: serial clock (SCL) and serial data (SDA). This communication function is designed to execute single communication with devices such as EEPROM, flash memory, and A/D converter, and therefore, can be used only by the master and does not have a wait detection function. Make sure by using software, as well as operating the control registers, that the AC specifications of the start and stop conditions are observed.

[Data transmission/reception]

- Master transmission, master reception (only master function with a single master)
- ACK output function^{Note} and ACK detection function
- Data length of 8 bits (When an address is transmitted, the address is specified by the higher 7 bits, and the least significant bit is used for R/W control.)
- Manual generation of start condition and stop condition

[Interrupt function]

• Transfer end interrupt

[Error detection flag]

• Parity error (ACK error)

## * [Functions not supported by simplified I²C]

- Slave transmission, slave reception
- Arbitration loss detection function
- Wait detection function
- **Note** When receiving the last data, ACK will not be output if 0 is written to the SOE02 (SOE0 register) bit and serial communication data output is stopped. See the processing flow in **12.7.3 (2)** for details.

**Remark** To use an I²C bus of full function, see **CHAPTER 13 SERIAL INTERFACE IICA**.

The channel supporting simplified I²C (IIC10) is channel 2 of SAU.

Channel	Used as CSI	Used as UART	Used as Simplified I ² C
0	CS100	UART0 (supporting LIN-bus)	-
1	CSI01		-
2	CSI10	UART1	IIC10
3	_		_

Simplified I²C (IIC10) performs the following four types of communication operations.

- Address field transmission (See 12.7.1.)
- Data transmission (See 12.7.2.)
- Data reception (See 12.7.3.)
- Stop condition generation (See 12.7.4.)

# 12.7.1 Address field transmission

Address field transmission is a transmission operation that first executes in  $I^2C$  communication to identify the target for transfer (slave). After a start condition is generated, an address (7 bits) and a transfer direction (1 bit) are transmitted in one frame.

Simplified I ² C	IIC10
Target channel	Channel 2 of SAU
Pins used	SCL10, SDA10
Interrupt	INTIIC10
	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)
Error detection flag	Parity error detection flag (PEF02)
Transfer data length	8 bits (transmitted with specifying the higher 7 bits as address and the least significant bit as R/W control)
Transfer rate	Max. fcLk/4 MHz       fcLk: System clock frequency         However, the following condition must be satisfied in each mode of I ² C.         • Max. 400 kHz (first mode)         • Max. 100 kHz (standard mode)
Data level	Forward output (default: high level)
Parity bit	No parity bit
Stop bit	Appending 1 bit (for ACK reception timing)
Data direction	MSB first

# (1) Register setting

# Figure 12-87. Example of Contents of Registers for Address Field Transmission of Simplified I²C (IIC10)


# (a) Serial output register 0 (SO0) ... Sets only the bits of the target channel.

• • •	Senai	p .		SIELO	• •			iy the			arget	Chan				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SO0	0	0	0	0	1	скоо2 0/1	CKO01 ×	скооо ×	0	0	0	0	1	soo2 0/1	SO01 ×	SO00 ×
							Start	conditi	on is g	enerat	ed by m	nanipul	ating th	ne SO0	2 bit.	
								<b>.</b> .								
(b)	Serial	outpu 14	13 13	ble reg 12	gister 11	10 (SO	9 <b>E0) .</b>	8 Sets	only t 7	he bit 6	s of th 5	e targ	get cha 3	annel. 2	1	0
SOE0	15		10	12			3	0	<i>'</i>			4	5			
SOEU	0	0	0	0	0	0	0	0	0	0	0	0	0	SOE02 0/1	SOE01 ×	SOE00 ×
							SOE	02 = 0	until th	e start	conditio	on is ge	enerate	d, and	SOE02	2 = 1
								genera						,		
						_ /										
(c)	Serial	chanr 14	13 13 10	art reg 12	11 11	0 (SSC 10	)) S 9	ets on 8	ly the	bits o	of the 1 5	target 4	chan 3	nel is 2	<b>1.</b> 1	0
000	15	14	13	12			9	0	/	0	5	4				
SS0	0	0	0	0	0	0	0	0	0	0	0	0	SS03 ×	SS02 0/1	SS01 ×	SS00 ×
(d)	Serial	mode	regis	ter 02	(SMR	102)										
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SMR02		CCS02			_			STS02		SIS020		_	_		MD021	-
	0/1	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0
												O	peratio	n mode	of cha	I Innel 2
														er end i		
(e)	Serial	<b>comn</b> 14	nunica 13	ation of 12	perat	10 10	etting 9	registe 8	er 02 ( 7	(SCR0 6	1 <b>2)</b> 5	4	3	2	1	0
00000	<b></b>					1	1			0			5	1		
SCR02	TXE02	RXE02	DAP02 0	CKP02 0	0	EOC02 0	PTC021	PTC020 0	DIR02	0	SLC021 0	SLC020	0	DLS022	DLS021 <b>1</b>	DLS020
	<u> </u>			Setting of	of parity	/ bit							Setti	ng of st	op bit	
				0B: No		y Dit							01B:	Appen	ding 1	bit (AC
(f)	Serial		-						-							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SDR02	Baud rate setting 0 Transmit data setting (address + R/W)															
								Ŭ								
												SI	D10			
Ren	nark	🔲 : Se	etting	is fixed	d in the	e IIC n	node.	: Se	ttina d	lisable	d (set	to the	initial	value)		

0/1: Set to 0 or 1 depending on the usage of the user

# (2) Operation procedure

# Figure 12-88. Initial Setting Procedure for Address Field Transmission



Caution After setting the PER0 register to 1, be sure to set the SPS0 register after 4 or more clocks have elapsed.

# (3) Processing flow





Figure 12-89. Timing Chart of Address Field Transmission



#### Figure 12-90. Flowchart of Address Field Transmission

# 12.7.2 Data transmission

Data transmission is an operation to transmit data to the target for transfer (slave) after transmission of an address field. After all data are transmitted to the slave, a stop condition is generated and the bus is released.

Simplified I ² C	IIC10					
Target channel	Channel 2 of SAU					
Pins used	SCL10, SDA10					
Interrupt	INTIIC10					
	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)					
Error detection flag	arity error detection flag (PEF02)					
Transfer data length	8 bits					
Transfer rate	Max. fcLk/4 MHz       fcLk: System clock frequency         However, the following condition must be satisfied in each mode of I ² C.         • Max. 400 kHz (first mode)         • Max. 100 kHz (standard mode)					
Data level	Forward output (default: high level)					
Parity bit	No parity bit					
Stop bit	Appending 1 bit (for ACK reception timing)					
Data direction	MSB first					

# (1) Register setting

Figure 12-91. Example of Contents of Registers for Data Transmission of Simplified I²C (IIC10)

(a) Serial output register 0 (SO0) ... Do not manipulate this register during data transmission/reception. SO0 CKO02 CKO01 CKO00 SO02 SO01 SO00 0/1^{Not} × 0/1™ х × Х (b) Serial output enable register 0 (SOE0) ... Do not manipulate this register during data transmission/reception. SOE0 SOE02 SOE01 SOE00 х х (c) Serial channel start register 0 (SS0) ... Do not manipulate this register during data transmission/reception. SS0 SS03 SS02 SS01 SS00 0/1 х х × (d) Serial mode register 02 (SMR02) ... Do not manipulate this register during data transmission/reception. SMR02 CKS02 CCS0 STS02 SIS020 MD022 MD021 MD020 0/1 (e) Serial communication operation setting register 02 (SCR02) ... Do not manipulate the bits of this register, except the TXE02 and RXE02 bits, during data transmission/reception. SCR02 BXE02 DAP02 DIR02 DLS021 DLS020 TXE02 CKP02 EOC02 PTC021 PTC020 SLC021 SLC020 DLS022 (f) Serial data register 02 (SDR02) (lower 8 bits: SIO10) З SDR02 Baud rate setting Transmit data setting SIO10 **Note** The value varies depending on the communication data during communication operation.


 Remark
 □: Setting is fixed in the IIC mode, □: Setting disabled (set to the initial value)

 ×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)


 0/1: Set to 0 or 1 depending on the usage of the user

# (2) Processing flow









# 12.7.3 Data reception


Data reception is an operation to receive data to the target for transfer (slave) after transmission of an address field. After all data are received to the slave, a stop condition is generated and the bus is released.

Simplified I ² C	IIC10					
Target channel	Channel 2 of SAU					
Pins used	SCL10, SDA10					
Interrupt	INTIIC10					
	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)					
Error detection flag	None					
Transfer data length	8 bits					
Transfer rate	Max. fcLk/4 MHz     fcLk: System clock frequency       However, the following condition must be satisfied in each mode of I ² C.       • Max. 400 kHz (first mode)       • Max. 100 kHz (standard mode)					
Data level	Forward output (default: high level)					
Parity bit	No parity bit					
Stop bit	Appending 1 bit (ACK transmission)					
Data direction	MSB first					

Figure 12-94. Example of Contents of Registers for Data Reception of Simplified I²C (IIC10)

#### (1) Register setting

#### (a) Serial output register 0 (SO0) ... Do not manipulate this register during data transmission/reception. SO0 CKO02 CKO01 CKO00 SO02 SO01 SO00 0/1™ 0/1™ х х Х х (b) Serial output enable register 0 (SOE0) ... Do not manipulate this register during data transmission/reception. SOE0 SOE02 SOE01 SOE00 × х (c) Serial channel start register 0 (SS0) ... Do not manipulate this register during data transmission/reception. SS0 SS03 SS02 SS01 SS00 0/1 × Х х (d) Serial mode register 02 (SMR02) ... Do not manipulate this register during data transmission/reception. SMR02 MD020 CKS02 CCS02 STS02 SIS020 MD022 MD021 0/1 (e) Serial communication operation setting register 02 (SCR02) ... Do not manipulate the bits of this register, except the TXE02 and **RXE02** bits, during data transmission/reception. SCR02 BXE02 DAP02 CKP02 PTC020 DIR02 SLC020 DLS021 DLS020 TXE02 EOC02 PTC021 SI C021 DI S022 (f) Serial data register 02 (SDR02) (lower 8 bits: SIO10) SDR02 Baud rate setting Dummy transmit data setting (FFH) SIO10



 Remark

 : Setting is fixed in the IIC mode, : Setting disabled (set to the initial value)

 ×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

 0/1: Set to 0 or 1 depending on the usage of the user


# (2) Processing flow




### (a) When starting data reception


SS02	Π		
ST02	Π		
SE02			
SOE02	"H"		
TXE02, RXE02	TXE02=1/RXE02=0	TXE02=0/RXE02=1	
SDR02	χ	Dummy data (FFH)	Receive data
SCL10 output	<u> </u>		ļ
SDA10 output			/
SDA10 input		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 
Shift register 02		X X X X Shift operation X X X	
INTIIC10			Γ
TSF02			

## (b) When receiving last data



**Remark** m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), r: IIC number (r = 10, 20)






Caution ACK is not output when the last data is received (NACK). Communication is then completed by setting "1" to the ST02 bit to stop operation and generating a stop condition.

### 12.7.4 Stop condition generation


After all data are transmitted to or received from the target slave, a stop condition is generated and the bus is released.

# (1) Processing flow



Note During a receive operation, the SOE02 bit is cleared to 0 before receiving the last data.

Figure 12-98. Flowchart of Stop Condition Generation



# 12.7.5 Calculating transfer rate

The transfer rate for simplified I²C (IIC10) communication can be calculated by the following expressions.

(Transfer rate) = {Operation clock (MCK) frequency of target channel}  $\div$  (SDR02[15:9] + 1)  $\div$  2

**Remark** The value of SDR02[15:9] is the value of bits 15 to 9 of the SDR02 register (0000000B to 1111111B) and therefore is 0 to 127.

The operation clock (MCK) is determined by serial clock select register 0 (SPS0) and bit 15 (CKS02) of serial mode register 02 (SMR02).

SMR02 Register	SPS0 Register							Operation Clock (MCK) ^{Note 1}		
CKS02	PRS 013	PRS 012	PRS 011	PRS 010	PRS 003	PRS 002	PRS 001	PRS 000		fclk = 20 MHz
0	Х	Х	Х	Х	0	0	0	0	fськ	20 MHz
	Х	Х	Х	Х	0	0	0	1	fс∟к/2	10 MHz
	Х	Х	Х	Х	0	0	1	0	fclк/2²	5 MHz
	Х	Х	Х	Х	0	0	1	1	fclк/2 ³	2.5 MHz
	Х	Х	Х	Х	0	1	0	0	fclк/2 ⁴	1.25 MHz
	Х	Х	Х	Х	0	1	0	1	fс∟к/2⁵	625 kHz
	Х	Х	Х	Х	0	1	1	0	fclк/2 ⁶	313 kHz
	Х	Х	Х	Х	0	1	1	1	fclк/2 ⁷	156 kHz
	Х	Х	Х	Х	1	0	0	0	fclк/2 ⁸	78.1 kHz
	Х	Х	Х	Х	1	0	0	1	fclк/2 ⁹	39.1 kHz
	Х	Х	Х	Х	1	0	1	0	fськ/2 ¹⁰	19.5 kHz
	Х	Х	Х	Х	1	0	1	1	fськ/2 ¹¹	9.77 kHz
	Х	Х	Х	Х	1	1	1	1	INTTM02 ^{Note 2}	
1	0	0	0	0	Х	Х	Х	Х	fськ	20 MHz
	0	0	0	1	Х	Х	Х	Х	fс∟к/2	10 MHz
	0	0	1	0	Х	Х	Х	Х	fclк/2 ²	5 MHz
	0	0	1	1	Х	Х	Х	Х	fclк/2 ³	2.5 MHz
	0	1	0	0	Х	Х	Х	Х	fclк/2 ⁴	1.25 MHz
	0	1	0	1	Х	Х	Х	Х	fс∟к/2⁵	625 kHz
	0	1	1	0	Х	Х	Х	Х	fclк/2 ⁶	313 kHz
	0	1	1	1	Х	Х	Х	Х	fclk/2 ⁷	156 kHz
	1	0	0	0	Х	Х	Х	Х	fclk/2 ⁸	78.1 kHz
	1	0	0	1	Х	Х	Х	Х	fclк/2 ⁹	39.1 kHz
	1	0	1	0	Х	Х	Х	Х	fськ/2 ¹⁰	19.5 kHz
	1	0	1	1	Х	Х	Х	Х	fськ/2 ¹¹	9.77 kHz
	1	1	1	1	Х	Х	Х	Х	INTTM02 ^{Note 2}	
Other than above							Setting prohibited			

Table 12-4. Selection of Operation Clock

- Notes 1. When changing the clock selected for fcLK (by changing the system clock control register (CKC) value), do so after having stopped (ST0 = 000FH) the operation of the serial array unit (SAU). When selecting INTTM02 for the operation clock, also stop the timer array unit TAUS (TT0 = 00FFH).
  - 2. SAU can be operated at a fixed division ratio of the subsystem clock, regardless of the fcLκ frequency (main system clock, subsystem clock), by setting the TIS02 bit of the TIS0 register of TAUS to 1, selecting fsuB/4 for the input clock, and selecting INTTM02 using the SPS0 register. When changing fcLκ, however, SAU and TAUS must be stopped as described in Note 1 above.

Remark X: Don't care

Here is an example of setting an IIC transfer rate where MCK =  $f_{CLK} = 20$  MHz.

IIC Transfer Mode	fclk = 20 MHz										
(Desired Transfer Rate)	Operation Clock (MCK)	SDR02[15:9]	Calculated Transfer Rate	Error from Desired Transfer Rate							
100 kHz	fclк	99	100 kHz	0.0%							
400 kHz	fclk	24	400 kHz	0.0%							

# 12.8 Processing Procedure in Case of Error

The processing procedure to be followed if an error of each type occurs is described in Figures 12-99 to 12-101.

Software Manipulation	Hardware Status	Remark
Reads SDR0n register.	BFF = 0, and channel n is enabled to receive data.	This is to prevent an overrun error if the next reception is completed during error processing.
Reads SSR0n register.		Error type is identified and the read value is used to clear error flag.
Writes SIR0n register.	<ul> <li>Error flag is cleared.</li> </ul>	Error can be cleared only during reading, by writing the value read from the SSR0n register to the SIR0n register without modification.

Figure 12-99.	Drocossing	Drocoduro in	Casa of Parity	Error or C	Worrup Error
Figure 12-33.	FIDCessing	FIOCEULIE III	Case of Failly		

# Figure 12-100. Processing Procedure in Case of Framing Error

Software Manipulation	Hardware Status	Remark
Reads SDR0n register.	BFF = 0, and channel n is enabled to receive data.	This is to prevent an overrun error if the next reception is completed during error processing.
Reads SSR0n register.		Error type is identified and the read value is used to clear error flag.
Writes SIR0n register.	➡ Error flag is cleared.	Error can be cleared only during reading, by writing the value read from the SSR0n register to the SIR0n register without modification.
Sets ST0n bit to 1.	SE0n = 0, and channel n stops operation.	
Synchronization with other party of communication		Synchronization with the other party of communication is re-established and communication is resumed because it is considered that a framing error has occurred because the start bit has been shifted.
Sets SS0n bit to 1.	SE0n = 1, and channel n is enabled to operate.	

**Remark** n: Channel number (n = 0 to 3)

Software Manipulation	Hardware Status	Remark
Reads SDR02 register.	BFF = 0, and channel 2 is enabled to receive data.	This is to prevent an overrun error if the next reception is completed during error processing.
Reads SSR02 register.		Error type is identified and the read value is used to clear error flag.
Writes SIR02 register.	► Error flag is cleared.	Error can be cleared only during reading, by writing the value read from the SSR02 register to the SIR02 register without modification.
Sets ST02 bit to 1.	SE02 = 0, and channel 2 stops operation.	Slave is not ready for reception because ACK is not returned. Therefore, a stop condition is created, the bus is released, and communication is started again from the start condition. Or, a restart
Creates stop condition.		condition is generated and transmission can be redone from
Creates start condition.		address transmission.
Sets SS02 bit to 1.	SE02 = 1, and channel 2 is enabled to operate.	

# Figure 12-101. Processing Procedure in Case of Parity Error (ACK error) in Simplified I²C Mode

# 12.9 Relationship Between Register Settings and Pins

Tables 12-5 to 12-8 show the relationship between register settings and pins for each channel of the serial array unit.

SE	MD	MD0	SOE	SO0	СКО	TXE	RXE	PM	P75	PM	P74 Note 2	PM	P73	Operation mode		Pin Function	1
00 Note 1	002	01	00	0	00	00	00	75		74 Note 2	Note 2	73			SCK00/ KR5/P75	SI00/ RxD0/KR4/ P74 ^{Note 2}	SO00/ TxD0/KR3/ P73
0	0	0	0	1	1	0	0	×	×	×	×	×	×	Operation stop	KR5/P75	KR4/P74	KR3/P73
	0	1						Note 3	Note 3	Note 3	Note 3	Note 3	Note 3	mode		KR4/P74/ RxD0	
1	0	0	0	1	1	0	1	1	×	1	×	× Note 3	× Note 3	Slave CSI00 reception	SCK00 (input)	SI00	KR3/P73
			1	0/1 Note 4	1	1	0	1	×	× Note 3	× Note 3	0	1	Slave CSI00 transmission	SCK00 (input)	KR4/P74	SO00
			1	0/1 Note 4	1	1	1	1	×	1	×	0	1	Slave CSI00 transmission /reception	SCK00 (input)	S100	SO00
			0	1	0/1 Note 4	0	1	0	1	1	×	× Note 3	× Note 3	Master CSI00 reception	SCK00 (output)	SI00	KR3/P73
			1	0/1 Note 4	0/1 Note 4	1	0	0	1	× Note 3	× Note 3	0	1	Master CSI00 transmission	SCK00 (output)	KR4/P74	SO00
			1	0/1 Note 4	0/1 Note 4	1	1	0	1	1	×	0	1	Master CSI00 transmission /reception	SCK00 (output)	S100	SO00
	0	1	1	0/1 Note 4	1	1	0	X Note 3	× Note 3	× Note 3	× Note 3	0	1	UART0 transmission Note 5	KR5/P75	KR4/P74/ RxD0	TxD0

Table 12-5. Relationship Between Register Settings and Pins (Channel 0: CSI00, UART0 Transmission)

Notes 1. The SE0 register is a read-only status register which is set using the SS0 and ST0 registers.

- 2. When channel 1 is set to UART0 reception, this pin becomes an RxD0 function pin (refer to **Table 12-6**). In this case, operation stop mode or UART0 transmission must be selected for channel 0.
- 3. This pin can be set as a port function pin.
- 4. This is 0 or 1, depending on the communication operation. For details, refer to 12.3 (12) Serial output register 0 (SO0).
- When using UART0 transmission and reception in a pair, set channel 1 to UART0 reception (refer to Table 12-6).

Remark X: Don't care

SE	MD	MD0	SOE	SO	СКО	TXE	RXE	PM	P72	PM	P71	PM	P70	PM	P74 Note 2	Operation		Pin F	unction	
01 Note 1	012	11	01	01	01	01	01	72		71		70		74 Note 2	Note 2	mode	SCK01/ KR2/ INTP6/ P72	SI01/ KR1/ INTP5/ P71	SO01/ KR0/ INTP4/ P70	SI00/RxD0/ KR4/P74 _{Note 2}
0	0	0 1	0	1	1	0	0	X Note 3	× Note 3	Operation stop mode	KR2/ INTP6/ P72	KR1/ INTP5/ P71	KR0/ INTP4/ P70	KR4/P74						
1	0	0	0	1	1	0	1	1	×	1	×	× Note 3	× Note 3	× Note 3	× Note 3	Slave CSI01 reception	SCK01 (input)	SI01	KR0/ INTP4/ P70	SI00/KR4/ P74
			1	0/1 Note 4	1	1	0	1	×	× Note 3	× Note 3	0	1	× Note 3	× Note 3	Slave CSI01 transmission	SCK01 (input)	KR1/ INTP5/ P71	SO01	SI00/KR4/ P74
			1	0/1 Note 4	1	1	1	1	×	1	×	0	1	X Note 3	X Note 3	Slave CSI01 transmission /reception	SCK01 (input)	SI01	SO01	SI00/KR4/ P74
			0	1	0/1 Note 4	0	1	0	1	1	×	× Note 3	× Note 3	× Note 3	× Note 3	Master CSI01 reception	SCK01 (output)	SI01	KR0/ INTP4/ P70	SI00/KR4/ P74
			1	0/1 Note 4	0/1 Note 4	1	0	0	1	X Note 3	X Note 3	0	1	× Note 3	× Note 3	Master CSI01 transmission	SCK01 (output)	KR1/ INTP5/ P71	SO01	SI00/KR4/ P74
			1	0/1 Note 4	0/1 Note 4	1	1	0	1	1	×	0	1	X Note 3	× Note 3	Master CSI01 transmission /reception	SCK01 (output)	SI01	SO01	SI00/KR4/ P74
	0	1	0	1	1	0	1	× Note 3	X Note 3	X Note 3	X Note 3	× Note 3	X Note 3	1	×	UARTO reception Notes 5, 6	KR2/ INTP6/ P72	KR1/ INTP5/ P71	KR0/ INTP4/ P70	RxD0

## Table 12-6. Relationship Between Register Settings and Pins (Channel 1: CSI01, UART0 Reception)

Notes 1. The SE0 register is a read-only status register which is set using the SS0 and ST0 registers.

- When channel 1 is set to UARTO reception, this pin becomes an RxD0 function pin. In this case, set channel 0 to operation stop mode or UARTO transmission (refer to Table 12-5).
   When channel 0 is set to CSI00, this pin cannot be used as an RxD0 function pin. In this case, set channel 1 to operation stop mode or CSI01.
- 3. This pin can be set as a port function pin.
- 4. This is 0 or 1, depending on the communication operation. For details, refer to 12.3 (12) Serial output register 0 (SO0).
- 5. When using UART0 transmission and reception in a pair, set channel 0 to UART0 transmission (refer to Table 12-5).
- The SMR00 register of channel 0 must also be set during UART0 reception. For details, refer to 12.5.2 (1) Register setting.

Remark X: Don't care

SE	MD	MD	SOE	SO	СКО	TXE	RXE	РМЗ	P32	PM	P31 Note 2	PM	P30	Operation		Pin Function	
02 Note 1	022	021	02	02	02	02	02	2		31 Note 2	NOTE 2	30		mode	SCK10/ SCL10/ INTP2/P32	SI10/SDA10/ RxD1/INTP1/ P31 ^{Note 2}	SO10/ TxD1/P30
0	0	0	0	1	1	0	0	× ^{Not}	×	×	×	×	× Note 3	Operation stop	INTP2/P32	INTP1/P31	P30
	0	1						e 3	Note 3	Note 3	Note 3	Note 3	NOTE 3	mode		RxD1/INTP1/ P31	
	1	0														INTP1/P31	
1	0	0	0	1	1	0	1	1	×	1	×	× Note 3	× Note 3	Slave CSI10 reception	SCK10 (input)	SI10	P30
			1	0/1 Note 4	1	1	0	1	×	× Note 3	× Note 3	0	1	Slave CSI10 transmission	SCK10 (input)	INTP1/P31	SO10
			1	0/1 Note 4	1	1	1	1	×	1	×	0	1	Slave CSI10 transmission /reception	SCK10 (input)	SI10	SO10
			0	1	0/1 Note 4	0	1	0	1	1	×	× Note 3	× Note 3	Master CSI10 reception	SCK10 (output)	SI10	P30
			1	0/1 Note 4	0/1 Note 4	1	0	0	1	× Note 3	× Note 3	0	1	Master CSI10 transmission	SCK10 (output)	INTP1/P31	SO10
			1	0/1 Note 4	0/1 Note 4	1	1	0	1	1	×	0	1	Master CSI10 transmission /reception	SCK10 (output)	SI10	SO10
	0	1	1	0/1 Note 4	1	1	0	× ^{Not} e 3	X Note 3	× Note 3	× Note 3	0	1	UART1 transmission _{Note5}	INTP2/P32	RxD1/INTP1/ P31	TxD1
0	1	0	0	0/1	0/1	0	0	0	1	0	1	×	×	IIC10	SCL10	SDA10	P30
				Note 6	Note 6	1	0					Note 3	Note 3	start condition			
						0	1										
1			1	0/1 Note 4	0/1 Note 4	1	0	0	1	0	1	× Note 3	× Note 3	IIC10 address field transmission	SCL10	SDA10	P30
			1	0/1 Note 4	0/1 Note 4	1	0	0	1	0	1	× Note 3	× Note 3	IIC10 data transmission	SCL10	SDA10	P30
			1	0/1 Note 4	0/1 Note 4	0	1	0	1	0	1	× Note 3	× Note 3	IIC10 data reception	SCL10	SDA10	P30
0			0	0/1	0/1	0	0	0	1	0	1	X	×	IIC10	SCL10	SDA10	P30
				Note 7	Note 7	1	0					Note 3	Note 3	stop condition			
1						0	1										

## Table 12-7. Relationship Between Register Settings and Pins (Channel 2: CSI10, UART1 Transmission, IIC10)

Notes 1. The SE0 register is a read-only status register which is set using the SS0 and ST0 registers.

- 2. When channel 3 is set to UART1 reception, this pin becomes an RxD1 function pin (refer to **Table 12-8**). In this case, operation stop mode or UART1 transmission must be selected for channel 2.
- 3. This pin can be set as a port function pin.
- 4. This is 0 or 1, depending on the communication operation. For details, refer to 12.3 (12) Serial output register 0 (SO0).
- 5. When using UART1 transmission and reception in a pair, set channel 3 to UART1 reception (refer to Table 12-8).
- 6. Set the CKO02 bit to 1 before a start condition is generated. Clear the SO02 bit from 1 to 0 when the start condition is generated.
- **7.** Set the CKO02 bit to 1 before a stop condition is generated. Clear the SO02 bit from 0 to 1 when the stop condition is generated.
- Remark X: Don't care

SE03 ^{Note 1}	MD032	MD031	TXE03	RXE03	PM31 ^{Note 2}	P31 ^{Note 2}	Operation	Pin Function
							mode	SI10/SDA10/RxD1/INTP1/P31 ^{Note 2}
0	0	1	0	0	Note 3 ×	Note 3 ×	Operation stop mode	SI10/SDA10/INTP1/P31 ^{Note 2}
1	0	1	0	1	1	×	UART1 reception Notes 4, 5	RxD1

Table 12-8. Relationship Between Register Settings and Pins (Channel 3: UART1 Reception)

Notes 1. The SE0 register is a read-only status register which is set using the SS0 and ST0 registers.

- 2. When channel 3 is set to UART1 reception, this pin becomes an RxD1 function pin. In this case, set channel 2 to operation stop mode or UART1 transmission (refer to Table 12-7). When channel 2 is set to CSI10 or IIC10, this pin cannot be used as an RxD1 function pin. In this case, set channel 3 to operation stop mode.
- **3.** This pin can be set as a port function pin.
- 4. When using UART1 transmission and reception in a pair, set channel 2 to UART1 transmission (refer to Table 12-7).
- The SMR02 register of channel 2 must also be set during UART1 reception. For details, refer to 12.5.2 (1) Register setting.

Remark X: Don't care

## CHAPTER 13 SERIAL INTERFACE IICA

Remark 44-pin products of the 78K0R/KC3-L are not provided with serial interface IICA.

# **13.1 Functions of Serial Interface IICA**

Serial interface IICA has the following three modes.

## (1) Operation stop mode

This mode is used when serial transfers are not performed. It can therefore be used to reduce power consumption.

## (2) I²C bus mode (multimaster supported)

This mode is used for 8-bit data transfers with several devices via two lines: a serial clock (SCL0) line and a serial data bus (SDA0) line.


This mode complies with the l²C bus format and the master device can generated "start condition", "address", "transfer direction specification", "data", and "stop condition" data to the slave device, via the serial data bus. The slave device automatically detects these received status and data by hardware. This function can simplify the part of application program that controls the l²C bus.

Since the SCL0 and SDA0 pins are used for open drain outputs, IICA requires pull-up resistors for the serial clock line and the serial data bus line.

## (3) Wakeup mode

The STOP mode can be released by generating an interrupt request signal (INTIICA) when an extension code from the master device or a local address has been received while in STOP mode. This can be set by using the WUP bit of IICA control register 1 (IICCTL1).

Figure 13-1 shows a block diagram of serial interface IICA.



#### Figure 13-1. Block Diagram of Serial Interface IICA

Figure 13-2 shows a serial bus configuration example.




Figure 13-2. Serial Bus Configuration Example Using I²C Bus

# 13.2 Configuration of Serial Interface IICA

Serial interface IICA includes the following hardware.

Table 13-1.	Configuration of Serial Interface IICA	
	configuration of Senar Interface IICA	

Item	Configuration
Registers	IICA shift register (IICA) Slave address register (SVA)
Control registers	Peripheral enable register 0 (PER0) IICA control register 0 (IICCTL0) IICA status register (IICS) IICA flag register (IICF) IICA control register 1 (IICCTL1) IICA low-level width setting register (IICWL) IICA high-level width setting register (IICWH) Port mode register 6 (PM6) Port register 6 (P6)

## (1) IICA shift register (IICA)

IICA is used to convert 8-bit serial data to 8-bit parallel data and vice versa in synchronization with the serial clock. IICA can be used for both transmission and reception.

The actual transmit and receive operations can be controlled by writing and reading operations to IICA.

Cancel the wait state and start data transfer by writing data to IICA during the wait period.

IICA can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears IICA to 00H.

Figure 13-3. Format of IICA Shift Register (IICA)

Address: FFF50H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
IICA								

Cautions 1. Do not write data to IICA during data transfer.

2. Write or read IICA only during the wait period. Accessing IICA in a communication state other than during the wait period is prohibited. When the device serves as the master, however, IICA can be written only once after the communication trigger bit (STT) is set to 1.


#### (2) Slave address register (SVA)

This register stores seven bits of local addresses {A6, A5, A4, A3, A2, A1, A0} when in slave mode. SVA can be set by an 8-bit memory manipulation instruction.

However, rewriting to this register is prohibited while STD = 1 (while the start condition is detected). Reset signal generation clears SVA to 00H.

#### Figure 13-4. Format of Slave Address Register (SVA)

Address: F0234H After reset: 00H R/W



Note Bit 0 is fixed to 0.

## (3) SO latch

The SO latch is used to retain the SDA0 pin's output level.

## (4) Wakeup controller

This circuit generates an interrupt request (INTIICA) when the address received by this register matches the address value set to the slave address register (SVA) or when an extension code is received.

## (5) Serial clock counter

This counter counts the serial clocks that are output or input during transmit/receive operations and is used to verify that 8-bit data was transmitted or received.

## (6) Interrupt request signal generator

This circuit controls the generation of interrupt request signals (INTIICA).

An I²C interrupt request is generated by the following two triggers.

- Falling edge of eighth or ninth clock of the serial clock (set by WTIM bit)
- Interrupt request generated when a stop condition is detected (set by SPIE bit)

 Remark
 WTIM bit:
 Bit 3 of IICA control register 0 (IICCTL0)

 SPIE bit:
 Bit 4 of IICA control register 0 (IICCTL0)

#### (7) Serial clock controller

In master mode, this circuit generates the clock output via the SCL0 pin from a sampling clock.

## (8) Serial clock wait controller

This circuit controls the wait timing.

(9) ACK generator, stop condition detector, start condition detector, and ACK detector These circuits generate and detect each status.

#### (10) Data hold time correction circuit

This circuit generates the hold time for data corresponding to the falling edge of the serial clock.

#### (11) Start condition generator

This circuit generates a start condition when the STT bit is set to 1. However, in the communication reservation disabled status (IICRSV bit = 1), when the bus is not released (IICBSY bit = 1), start condition requests are ignored and the STCF bit is set to 1.

#### (12) Stop condition generator

This circuit generates a stop condition when the SPT bit is set to 1.

## (13) Bus status detector

This circuit detects whether or not the bus is released by detecting start conditions and stop conditions. However, as the bus status cannot be detected immediately following operation, the initial status is set by the STCEN bit.

 Remark
 STT bit:
 Bit 1 of IICA control register 0 (IICCTL0)

 SPT bit:
 Bit 0 of IICA control register 0 (IICCTL0)

 IICRSV bit:
 Bit 0 of IICA flag register (IICF)

 IICBSY bit:
 Bit 6 of IICA flag register (IICF)

 STCF bit:
 Bit 7 of IICA flag register (IICF)

 STCEN bit:
 Bit 1 of IICA flag register (IICF)

# 13.3 Registers Controlling Serial Interface IICA

Serial interface IICA is controlled by the following eight registers.

- Peripheral enable register 0 (PER0)
- IICA control register 0 (IICCTL0)
- IICA flag register (IICF)
- IICA status register (IICS)
- IICA control register 1 (IICCTL1)
- IICA low-level width setting register (IICWL)
- IICA high-level width setting register (IICWH)

- Port mode register 6 (PM6)
- Port register 6 (P6)

_ - - - - . .

## (1) Peripheral enable register 0 (PER0)

PER0 is used to enable or disable use of each peripheral hardware macro. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise. When serial interface IICA is used, be sure to set bit 4 (IICAEN) of this register to 1. PER0 can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

## Figure 13-5. Format of Peripheral Enable Register 0 (PER0)

Address: F00	FOH After re	eset: 00H R/	W					
Symbol	<7>	6	<5>	<4>	3	<2>	1	0
PER0	RTCEN	0	ADCEN	IICAEN	0	SAU0EN	0	0
	IICAEN Control of serial interface IICA input clock supply							
	<ul> <li>Stops supply of input clock.</li> <li>SFR used by serial interface IICA cannot be written.</li> <li>Serial interface IICA is in the reset status.</li> </ul>							
	1 Supplies input clock.							

• SFR used by serial interface IICA can be read/written.

- Cautions 1. When setting serial interface IICA, be sure to set IICAEN to 1 first. If IICAEN = 0, writing to a control register of serial interface IICA is ignored, and, even if the register is read, only the default value is read.
  - 2. Be sure to clear bits 0, 1, 3, and 6 of the PER0 register to 0.

#### (2) IICA control register 0 (IICCTL0)

This register is used to enable/stop I²C operations, set wait timing, and set other I²C operations.

IICCTL0 can be set by a 1-bit or 8-bit memory manipulation instruction. However, set the SPIE, WTIM, and ACKE bits while IICE bit = 0 or during the wait period. These bits can be set at the same time when the IICE bit is set from "0" to "1".

Reset signal generation clears this register to 00H.

## Figure 13-6. Format of IICA Control Register 0 (IICCTL0) (1/4)

Address: F	0230H	After reset: 00	H R/W						
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	
IICCTL0	IICE	LREL	WREL	SPIE	WTIM	ACKE	STT	SPT	

IICE	l ² C operation enable		
0	Stop operation. Reset the IICA status register (IICS) ^{Note 1} . Stop internal operation.		
1	Enable operation.		
Be sure to s	Be sure to set this bit (1) while the SCL0 and SDA0 lines are at high level.		
Condition for clearing (IICE = 0)		Condition for setting (IICE = 1)	
Cleared by instruction     Reset		Set by instruction	

to 0 after being executed. Its uses include cases in which a locally irrelevant extension code has been received. The SCL0 and SDA0 lines are set to high impedance.	LREL ^{Note 2}	Exit fro	Exit from communications		
to 0 after being executed. Its uses include cases in which a locally irrelevant extension code has been received. The SCL0 and SDA0 lines are set to high impedance. The following flags of IICA control register 0 (IICCTL0) and IICA status register (IICS) are cleared to	0	Normal operation	Normal operation		
	1	to 0 after being executed. Its uses include cases in which a locally irrelev The SCL0 and SDA0 lines are set to high impe The following flags of IICA control register 0 (II	Its uses include cases in which a locally irrelevant extension code has been received. The SCL0 and SDA0 lines are set to high impedance. The following flags of IICA control register 0 (IICCTL0) and IICA status register (IICS) are cleared to 0.		
<ul> <li>The standby mode following exit from communications remains in effect until the following communications conditions are met.</li> <li>After a stop condition is detected, restart is in master mode.</li> <li>An address match or extension code reception occurs after the start condition.</li> </ul>					

Condition for clearing (LREL = 0)	Condition for setting (LREL = 1)	
<ul><li>Automatically cleared after execution</li><li>Reset</li></ul>	Set by instruction	

WREL ^{Note 2}	Wait cancellation		
0	Do not cancel wait		
1	Cancel wait. This setting is automatically cleared after wait is canceled.		
	When WREL is set (wait canceled) during the wait period at the ninth clock pulse in the transmission status (TRC = 1), the SDA0 line goes into the high impedance state (TRC = 0).		
Condition for clearing (WREL = 0)		Condition for setting (WREL = 1)	
<ul><li>Automatically cleared after execution</li><li>Reset</li></ul>		Set by instruction	

- **Notes 1.** The IICS register, the STCF and IICBSY bits of the IICF register, and the CLD and DAD bits of the IICCTL1 register are reset.
  - 2. The signal of this bit is invalid while IICE0 is 0.
- Caution The start condition is detected immediately after  $I^2C$  is enabled to operate (IICE = 1) while the SCL0 line is at high level and the SDA0 line is at low level. Immediately after enabling  $I^2C$  to operate (IICE = 1), set LREL (1) by using a 1-bit memory manipulation instruction.

# Figure 13-6. Format of IICA Control Register 0 (IICCTL0) (2/4)

SPIE ^{Note 1}	Enable/disable generation of interrupt request when stop condition is detected		
0	Disable		
1	Enable		
Condition for clearing (SPIE = 0)		Condition for setting (SPIE = 1)	
Cleared by instruction     Reset		Set by instruction	

WTIM ^{Note 1}	Control of wait and interrupt request generation			
0	Interrupt request is generated at the eighth clock's falling edge. Master mode: After output of eight clocks, clock output is set to low level and wait is set. Slave mode: After input of eight clocks, the clock is set to low level and wait is set for master device.			
1	Interrupt request is generated at the ninth clock's falling edge. Master mode: After output of nine clocks, clock output is set to low level and wait is set. Slave mode: After input of nine clocks, the clock is set to low level and wait is set for master device.			
An interrupt is generated at the falling edge of the ninth clock during address transfer independently of the setting of this bit. The setting of this bit is valid when the address transfer is completed. When in master mode, a wait is inserted at the falling edge of the ninth clock during address transfers. For a slave device that has received a local address, a wait is inserted at the falling edge of the ninth clock after an acknowledge (ACK) is issued. However, when the slave device has received an extension code, a wait is inserted at the falling edge of the eighth clock.				
Condition for	or clearing (WTIM = 0)	Condition for setting (WTIM = 1)		
Cleared by instruction     Reset		Set by instruction		

ACKE ^{Notes 1, 2}	Acknowledgment control		
0	Disable acknowledgment.		
1	Enable acknowledgment. During the ninth clo	ck period, the SDA0 line is set to low level.	
Condition for clearing (ACKE = 0)		Condition for setting (ACKE = 1)	
Cleared by instruction     Reset		Set by instruction	

Notes 1. The signal of this bit is invalid while IICE0 is 0. Set this bit during that period.

 The set value is invalid during address transfer and if the code is not an extension code. When the device serves as a slave and the addresses match, an acknowledgment is generated regardless of the set value.

STT ^{Note}	Star	t condition trigger			
0	Do not generate a start condition.				
1	<ul> <li>1 When bus is released (in STOP mode): Generate a start condition (for starting as master). When the SCL0 line is high level, the SDA0 line is changed from high level to low level and then the start condition is generated. Next, after the rated amount of time has elapsed, SCL0 is changed to low level (wait state).</li> <li>When a third party is communicating: <ul> <li>When communication reservation function is enabled (IICRSV = 0)</li> <li>Functions as the start condition reservation flag. When set to 1, automatically generates a start condition after the bus is released.</li> <li>When communication reservation function is disabled (IICRSV = 1)</li> <li>STCF is set to 1 and information that is set (1) to STT is cleared. No start condition is generated.</li> </ul> </li> </ul>				
<ul> <li>For master</li> <li>For master</li> <li>Cannot be</li> </ul>	Cautions concerning set timing <ul> <li>For master reception:</li> <li>Cannot be set to 1 during transfer. Can be set to 1 only in the waiting period when ACKE has been cleared to 0 and slave has been notified of final reception.</li> <li>For master transmission: A start condition cannot be generated normally during the acknowledge period. Set to 1 during the wait period that follows output of the ninth clock.</li> <li>Cannot be set to 1 at the same time as SPT.</li> <li>Setting STT to 1 and then setting it again before it is cleared to 0 is prohibited.</li> </ul>				
Condition for	or clearing (STT = 0)	Condition for setting (STT = 1)			
<ul> <li>Cleared by setting STT to 1 while communication reservation is prohibited.</li> <li>Cleared by loss in arbitration</li> <li>Cleared after start condition is generated by master device</li> <li>Cleared by LREL = 1 (exit from communications)</li> <li>When IICE = 0 (operation stop)</li> <li>Reset</li> </ul>		Set by instruction			

# Figure 13-6. Format of IICA Control Register 0 (IICCTL0) (3/4)

**Note** The signal of this bit is invalid while IICE0 is 0.

Remarks 1. Bit 1 (STT) becomes 0 when it is read after data setting.

2. IICRSV: Bit 0 of IIC flag register (IICF)

STCF: Bit 7 of IIC flag register (IICF)

SPT	Stop		condition trigger		
0	Stop condition is not generated.				
1	Stop condition is generated (termination of master device's transfer). After the SDA0 line goes to low level, either set the SCL0 line to high level or wait until it goes to high level. Next, after the rated amount of time has elapsed, the SDA0 line changes from low level to high level and a stop condition is generated.				
Cautions co	oncerning set tin	ning			
<ul> <li>For master</li> </ul>	er reception:	Cannot be set to 1 during transfe	er.		
		Can be set to 1 only in the waiting	ng period when ACKE has been cleared to 0 and slave		
		has been notified of final reception	on.		
<ul> <li>For master</li> </ul>	• For master transmission: A stop condition cannot be generated normally during the acknowledge period.				
			period that follows output of the ninth clock.		
		same time as STT.			
<ul> <li>SPT can I</li> </ul>	be set to 1 only	when in master mode ^{№™} .			
that a stop	• When WTIM has been cleared to 0, if SPT is set to 1 during the wait period that follows output of eight clocks, note that a stop condition will be generated during the high-level period of the ninth clock. WTIM should be changed from 0 to 1 during the wait period following the output of eight clocks, and SPT should be set to 1 during the wait period				
that follow	is the output of	the ninth clock.			
<ul> <li>Setting SI</li> </ul>	<ul> <li>Setting SPT to 1 and then setting it again before it is cleared to 0 is prohibited.</li> </ul>				
Condition for clearing (SPT = 0)		= 0)	Condition for setting (SPT = 1)		
Cleared by loss in arbitration		tion	Set by instruction		
Automatically cleared after stop condition is detected		er stop condition is detected			
Cleared b	<ul> <li>Cleared by LREL = 1 (exit from communications)</li> </ul>				
When IIC	E = 0 (operation	stop)			
<ul> <li>Reset</li> </ul>					

# Figure 13-6. Format of IICA Control Register 0 (IICCTL0) (4/4)

- **Note** Set SPT to 1 only in master mode. However, SPT must be set to 1 and a stop condition generated before the first stop condition is detected following the switch to the operation enabled status.
- Caution When bit 3 (TRC) of the IICA status register (IICS) is set to 1, WREL is set to 1 during the ninth clock and wait is canceled, after which TRC is cleared and the SDA0 line is set to high impedance.

Remark Bit 0 (SPT) becomes 0 when it is read after data setting.

## (3) IICA status register (IICS)

This register indicates the status of I²C.

IICS is read by a 1-bit or 8-bit memory manipulation instruction only when STT = 1 and during the wait period. Reset signal generation clears this register to 00H.

Caution Reading the IICA status register (IICS) while WUP of IICA control register 1 (IICCTL1) is set to 1 is prohibited. When WUP is changed from 0 to 1, regardless of the INTIICA interrupt request, the change in status is not reflected until the next start condition or stop condition is detected. To use the wakeup mode, therefore, enable (SPIE = 1) the interrupt generated by detecting a stop condition and read the IICS register after the interrupt has been detected.

Address: FF	F51H	After reset:	00H R					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IICS	MSTS	ALD	EXC	COI	TRC	ACKD	STD	SPD

MSTS	Master status check flag		
0	Slave device status or communication standby status		
1	Master device communication status		
Condition for clearing (MSTS = 0)		Condition for setting (MSTS = 1)	
<ul> <li>When a stop condition is detected</li> <li>When ALD = 1 (arbitration loss)</li> <li>Cleared by LREL = 1 (exit from communications)</li> <li>When IICE changes from 1 to 0 (operation stop)</li> <li>Reset</li> </ul>		When a start condition is generated	

ALD	Detection of arbitration loss		
0	This status means either that there was no arbitration or that the arbitration result was a "win".		
1	This status indicates the arbitration result was a "loss". MSTS is cleared.		
Condition for clearing (ALD = 0)		Condition for setting (ALD = 1)	
<ul> <li>Automatically cleared after IICS is read^{Note}</li> <li>When IICE changes from 1 to 0 (operation stop)</li> <li>Reset</li> </ul>		<ul> <li>When the arbitration result is a "loss".</li> </ul>	

EXC	Detection of extension code reception		
0	Extension code was not received.		
1	Extension code was received.		
Condition for clearing (EXC = 0)		Condition for setting (EXC = 1)	
<ul> <li>When a start condition is detected</li> <li>When a stop condition is detected</li> <li>Cleared by LREL = 1 (exit from communications)</li> <li>When IICE changes from 1 to 0 (operation stop)</li> <li>Reset</li> </ul>		• When the higher four bits of the received address data is either "0000" or "1111" (set at the rising edge of the eighth clock).	

**Note** This register is also cleared when a 1-bit memory manipulation instruction is executed for bits other than IICS. Therefore, when using the ALD bit, read the data of this bit before the data of the other bits.

 Remark
 LREL:
 Bit 6 of IICA control register 0 (IICCTL0)

 IICE:
 Bit 7 of IICA control register 0 (IICCTL0)

Figure 13-7	Format of IICA Status Register (IICS) (2/3)
-------------	---------------------------------------------

COI	Detection of matching addresses		
0	Addresses do not match.		
1	Addresses match.		
Condition for clearing (COI = 0)		Condition for setting (COI = 1)	
<ul> <li>When a start condition is detected</li> <li>When a stop condition is detected</li> <li>Cleared by LREL = 1 (exit from communications)</li> <li>When IICE changes from 1 to 0 (operation stop)</li> <li>Reset</li> </ul>		• When the received address matches the local address (slave address register (SVA)) (set at the rising edge of the eighth clock).	

TRC	Detection of transmit/receive status			
0	Receive status (other than transmit status).	Receive status (other than transmit status). The SDA0 line is set for high impedance.		
1	Transmit status. The value in the SO0 latch the falling edge of the first byte's ninth clock	n is enabled for output to the SDA0 line (valid starting at).		
Condition f	or clearing (TRC = 0)	Condition for setting (TRC = 1)		
<ul> <li>When a s</li> <li>Cleared b</li> <li>When IIC</li> <li>Cleared b</li> <li>When AL</li> <li>Reset</li> <li>Master&gt;</li> <li>When "1" direction</li> <li>Slave&gt;</li> <li>When a s</li> <li>When "0" direction</li> </ul>	ter and slave> top condition is detected by LREL = 1 (exit from communications) E changes from 1 to 0 (operation stop) by WREL = 1 ^{Note} (wait cancel) D changes from 0 to 1 (arbitration loss) is output to the first byte's LSB (transfer specification bit) tart condition is detected is input to the first byte's LSB (transfer specification bit) used for communication>	<master> <ul> <li>When a start condition is generated</li> <li>When "0" is output to the first byte's LSB (transfer direction specification bit)</li> <li><slave></slave></li> <li>When "1" is input to the first byte's LSB (transfer direction specification bit)</li> </ul></master>		

**Note** If the wait state is canceled by setting bit 5 (WREL) of IICA control register 0 (IICCTL0) to 1 at the ninth clock when bit 3 (TRC) of the IICA status register (IICS) is 1, TRC is cleared, and the SDA0 line goes into a high-impedance state.

Remark LREL:		Bit 6 of IICA control register 0 (IICCTL0)
	IICE:	Bit 7 of IICA control register 0 (IICCTL0)

Figure 13-7	Format of IICA	<b>Status Register</b>	(IICS) (3/3)
-------------	----------------	------------------------	--------------

ACKD	Detection of acknowledge (ACK)		
0	Acknowledge was not detected.		
1	Acknowledge was detected.		
Condition for	or clearing (ACKD = 0)	Condition for setting (ACKD = 1)	
<ul> <li>When a stop condition is detected</li> <li>At the rising edge of the next byte's first clock</li> <li>Cleared by LREL = 1 (exit from communications)</li> <li>When IICE changes from 1 to 0 (operation stop)</li> <li>Reset</li> </ul>		After the SDA0 line is set to low level at the rising edge of SCL0's ninth clock	

STD	Detection of start condition	
0	Start condition was not detected.	
1	Start condition was detected. This indicates that the address transfer period is in effect.	
Condition for clearing (STD = 0) Condition for setting (S		Condition for setting (STD = 1)
<ul> <li>At the risi following</li> <li>Cleared to the rest of the</li></ul>	top condition is detected ing edge of the next byte's first clock address transfer by LREL = 1 (exit from communications) E changes from 1 to 0 (operation stop)	When a start condition is detected

SPD	Detection of stop condition		
0	Stop condition was not detected.		
1	Stop condition was detected. The master device's communication is terminated and the bus is released.		
Condition f	or clearing (SPD = 0)	Condition for setting (SPD = 1)	
<ul> <li>At the rising edge of the address transfer byte's first clock following setting of this bit and detection of a start condition</li> <li>When IICE changes from 1 to 0 (operation stop)</li> <li>Reset</li> </ul>		When a stop condition is detected	

 Remark
 LREL:
 Bit 6 of IICA control register 0 (IICCTL0)

 IICE:
 Bit 7 of IICA control register 0 (IICCTL0)

# (4) IICA flag register (IICF)

This register sets the operation mode of I²C and indicates the status of the I²C bus.

IICF can be set by a 1-bit or 8-bit memory manipulation instruction. However, the STCF and IICBSY bits are read-only.

The IICRSV bit can be used to enable/disable the communication reservation function.

STCEN can be used to set the initial value of the IICBSY bit.

IICRSV and STCEN can be written only when the operation of  $I^2C$  is disabled (bit 7 (IICE) of IICA control register 0 (IICCTL0) = 0). When operation is enabled, the IICF register can be read.

Reset signal generation clears this register to 00H.

#### Figure 13-8. Format of IICA Flag Register (IICF)

Address	: FFF52H	After re	eset: 00H	R/W ^{Not}	te			
Symbol	<7>	<6>	5	4	3	2	<1>	<0>
IICF	STCF	IICBSY	0	0	0	0	STCEN	IICRSV

STCF	STT clear flag			
0	Generate start condition			
1	Start condition generation unsuccessful: cle	Start condition generation unsuccessful: clear STT flag		
Condition	n for clearing (STCF = $0$ )	Condition for setting (STCF = 1)		
<ul> <li>Cleared by STT = 1</li> <li>When IICE = 0 (operation stop)</li> <li>Reset</li> </ul>		• Generating start condition unsuccessful and STT cleared to 0 when communication reservation is disabled (IICRSV = 1).		

IICBSY	I ² C bus status flag		
0	Bus release status (communication initial status when STCEN = 1)		
1	Bus communication status (communication initial status when STCEN = 0)		
Condition for clearing (IICBSY = 0)		Condition for setting (IICBSY = 1)	
<ul> <li>Detection of stop condition</li> <li>When IICE = 0 (operation stop)</li> <li>Reset</li> </ul>		<ul> <li>Detection of start condition</li> <li>Setting of IICE when STCEN = 0</li> </ul>	

STCEN	Initial start enable trigger		
0	After operation is enabled (IICE = 1), enable generation of a start condition upon detection of a stop condition.		
1	After operation is enabled (IICE = 1), enable generation of a start condition without detecting a stop condition.		
Condition for clearing (STCEN = 0)		Condition for setting (STCEN = 1)	
<ul><li>Cleared by instruction</li><li>Detection of start condition</li><li>Reset</li></ul>		Set by instruction	

IICRSV	Communication reservation function disable bit			
0	Enable communication reservation			
1	Disable communication reservation	Disable communication reservation		
Condition for clearing (IICRSV = 0)		Condition for setting (IICRSV = 1)		
<ul><li>Cleared by instruction</li><li>Reset</li></ul>		Set by instruction		

Note Bits 6 and 7 are read-only.

Cautions 1. Write to STCEN only when the operation is stopped (IICE = 0).

- As the bus release status (IICBSY = 0) is recognized regardless of the actual bus status when STCEN = 1, when generating the first start condition (STT = 1), it is necessary to verify that no third party communications are in progress in order to prevent such communications from being destroyed.
- 3. Write to IICRSV only when the operation is stopped (IICE = 0).

Remark STT: Bit 1 of IICA control register 0 (IICCTL0) IICE: Bit 7 of IICA control register 0 (IICCTL0)

# (5) IICA control register 1 (IICCTL1)

This register is used to set the operation mode of I²C and detect the statuses of the SCL0 and SDA0 pins. IICCTL1 can be set by a 1-bit or 8-bit memory manipulation instruction. However, the CLD and DAD bits are read-only.

Set IICCTL1, except the WUP bit, while bit 7 (IICE) of IICA control register 0 (IICCTL0) is 0. Reset signal generation clears this register to 00H.


Note

# Figure 13-9. Format of IICA Control Register 1 (IICCTL1) (1/2)

Address: F0	)231H A	After reset: 0	OH R/W	Note				
Symbol	7	6	<5>	<4>	<3>	<2>	1	0
IICCTL1	WUP	0	CLD	DAD	SMC	DFC	0	0

WUP	Control of address match wakeup			
0	Stops operation of address match wakeup function in STOP mode.			
1	Enables operation of address match wakeu	Enables operation of address match wakeup function in STOP mode.		
Clear (0) WUP after the address has matched or an extension code has been received. The subsequent communication can be entered by clearing (0) WUP. (The wait must be released and transmit data must be written after WUP has been cleared (0).) The interrupt timing when the address has matched or when an extension code has been received, while WUP = 1, is identical to the interrupt timing when $WUP = 0$ . (A delay of the difference of sampling by the clock will occur.) Furthermore, when $WUP = 1$ , a stop condition interrupt is not generated even if the SPIE bit is set to 1. When $WUP = 0$ is set by a source other than an interrupt from serial interface IICA, operation as the master device cannot be performed until the subsequent start condition or stop condition is detected. Do not output a start condition by setting (1) the STT bit, without waiting for the detection of the subsequent start condition or stop condition.				
Condition f	Condition for clearing (WUP = 0) Condition for setting (WUP = 1)			
Cleared by instruction (after address match or extension code reception)		<ul> <li>Set by instruction (when MSTS, EXC, and COI are "0", and STD also "0" (communication not entered))^{Note}</li> </ul>		

**Note** The status of IICS must be checked and WUP must be set during the period shown below.



# Figure 13-9. Format of IICA Control Register 1 (IICCTL1) (2/2)

CLD	Detection of SCL0 pin level (valid only when IICE = 1)		
0	The SCL0 pin was detected at low level.		
1	The SCL0 pin was detected at high level.		
Condition for clearing (CLD = 0)		Condition for setting (CLD = 1)	
<ul> <li>When the SCL0 pin is at low level</li> <li>When IICE = 0 (operation stop)</li> <li>Reset</li> </ul>		When the SCL0 pin is at high level	

DAD	Detection of SDA0 pin level (valid only when $IICE = 1$ )		
0	The SDA0 pin was detected at low level.		
1	The SDA0 pin was detected at high level.		
Condition for clearing (DAD = 0)		Condition for setting (DAD = 1)	
<ul> <li>When the SDA0 pin is at low level</li> <li>When IICE = 0 (operation stop)</li> <li>Reset</li> </ul>		<ul> <li>When the SDA0 pin is at high level</li> </ul>	

SMC	Operation mode switching
0	Operates in standard mode.
1	Operates in fast mode.

DFC	Digital filter operation control		
0	Digital filter off.		
1	Digital filter on.		
In fast mod	Digital filter can be used only in fast mode. In fast mode, the transfer clock does not vary, regardless of the DFC bit being set (1) or cleared (0). The digital filter is used for noise elimination in fast mode.		

**Note** Bits 4 and 5 are read-only.

Remark IICE: Bit 7 of IICA control register 0 (IICCTL0)

## (6) IICA low-level width setting register (IICWL)


This register is used to set the low-level width of the SCL0 pin signal that is output by serial interface IICA being in master mode.

IICWL can be set by an 8-bit memory manipulation instruction.

Set IICWL when bit 7 (IICE) of IICA control register 0 (IICCTL0) is 0.

Reset signal generation sets this register to FFH.

## Figure 13-10. Format of IICA Low-Level Width Setting Register (IICWL)



## (7) IICA high-level width setting register (IICWH)


This register is used to set the high-level width of the SCL0 pin signal that is output by serial interface IICA being in master mode.

IICWH can be set by an 8-bit memory manipulation instruction.

Set IICWH when bit 7 (IICE) of IICA control register 0 (IICCTL0) is 0.

Reset signal generation sets this register to FFH.

## Figure 13-11. Format of IICA High-Level Width Setting Register (IICWH)



## (8) Port mode register 6 (PM6)

This register sets the input/output of port 6 in 1-bit units.

When using the P60/SCL0 pin as clock I/O and the P61/SDA0 pin as serial data I/O, clear PM60 and PM61, and the output latches of P60 and P61 to 0.

Set IICE (bit 7 of IICA control register 0 (IICCTL0)) to 1 before setting the output mode because the P60/SCL0 and P61/SDA0 pins output a low level (fixed) when IICE is 0.

PM6 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to FFH.

## Figure 13-12. Format of Port Mode Register 6 (PM6)

Address: FFF26H After reset: FFH R/W Symbol 7 6 5 4 3 2 1 0 PM6 1 1 1 1 1 1 PM61 PM60

	PM6n	P6n pin I/O mode selection $(n = 0, 1)$
Γ	0	Output mode (output buffer on)
	1	Input mode (output buffer off)

# 13.4 I²C Bus Mode Functions

# 13.4.1 Pin configuration

The serial clock pin (SCL0) and serial data bus pin (SDA0) are configured as follows.

- (1) SCL0...... This pin is used for serial clock input and output.
  - This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.
- (2) SDA0 ..... This pin is used for serial data input and output.
   This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.

Since outputs from the serial clock line and the serial data bus line are N-ch open-drain outputs, an external pull-up resistor is required.





Figure 13-13. Pin Configuration Diagram

#### 13.5 I²C Bus Definitions and Control Methods

The following section describes the  $l^2C$  bus's serial data communication format and the signals used by the  $l^2C$  bus. Figure 13-14 shows the transfer timing for the "start condition", "address", "data", and "stop condition" output via the  $l^2C$  bus's serial data bus.





The master device generates the start condition, slave address, and stop condition.


The acknowledge (ACK) can be generated by either the master or slave device (normally, it is output by the device that receives 8-bit data).

The serial clock (SCL0) is continuously output by the master device. However, in the slave device, the SCL0's low level period can be extended and a wait can be inserted.

## 13.5.1 Start conditions

A start condition is met when the SCL0 pin is at high level and the SDA0 pin changes from high level to low level. The start conditions for the SCL0 pin and SDA0 pin are signals that the master device generates to the slave device when starting a serial transfer. When the device is used as a slave, start conditions can be detected.





A start condition is output when bit 1 (STT) of IICA control register 0 (IICCTL0) is set (1) after a stop condition has been detected (SPD: Bit 0 of the IICA status register (IICS) = 1). When a start condition is detected, bit 1 (STD) of IICS is set (1).


#### 13.5.2 Addresses

The address is defined by the 7 bits of data that follow the start condition.

An address is a 7-bit data segment that is output in order to select one of the slave devices that are connected to the master device via the bus lines. Therefore, each slave device connected via the bus lines must have a unique address.

The slave devices include hardware that detects the start condition and checks whether or not the 7-bit address data matches the data values stored in the slave address register (SVA). If the address data matches the SVA values, the slave device is selected and communicates with the master device until the master device generates a start condition or stop condition.

Figure 13-16. Address



**Note** INTIICA is not issued if data other than a local address or extension code is received during slave device operation.


Addresses are output when a total of 8 bits consisting of the slave address and the transfer direction described in **13.5.3 Transfer direction specification** are written to the IICA shift register (IICA). The received addresses are written to IICA.

The slave address is assigned to the higher 7 bits of IICA.

#### 13.5.3 Transfer direction specification

In addition to the 7-bit address data, the master device sends 1 bit that specifies the transfer direction.

When this transfer direction specification bit has a value of "0", it indicates that the master device is transmitting data to a slave device. When the transfer direction specification bit has a value of "1", it indicates that the master device is receiving data from a slave device.



**Note** INTIICA is not issued if data other than a local address or extension code is received during slave device operation.

## 13.5.4 Acknowledge (ACK)

ACK is used to check the status of serial data at the transmission and reception sides.

The reception side returns ACK each time it has received 8-bit data.

The transmission side usually receives  $\overline{ACK}$  after transmitting 8-bit data. When  $\overline{ACK}$  is returned from the reception side, it is assumed that reception has been correctly performed and processing is continued. Whether  $\overline{ACK}$  has been detected can be checked by using bit 2 (ACKD) of the IICA status register (IICS).

When the master receives the last data item, it does not return  $\overline{ACK}$  and instead generates a stop condition. If a slave does not return  $\overline{ACK}$  after receiving data, the master outputs a stop condition or restart condition and stops transmission. If  $\overline{ACK}$  is not returned, the possible causes are as follows.


- <1> Reception was not performed normally.
- <2> The final data item was received.
- <3> The reception side specified by the address does not exist.

To generate ACK, the reception side makes the SDA0 line low at the ninth clock (indicating normal reception).

Automatic generation of  $\overline{ACK}$  is enabled by setting bit 2 (ACKE) of IICA control register 0 (IICCTL0) to 1. Bit 3 (TRC) of the IICS register is set by the data of the eighth bit that follows 7-bit address information. Usually, set ACKE to 1 for reception (TRC = 0).

If a slave can receive no more data during reception (TRC = 0) or does not require the next data item, then the slave must inform the master, by clearing ACKE to 0, that it will not receive any more data.

When the master does not require the next data item during reception (TRC = 0), it must clear ACKE to 0 so that  $\overline{ACK}$  is not generated. In this way, the master informs a slave at the transmission side that it does not require any more data (transmission will be stopped).



When the local address is received,  $\overline{ACK}$  is automatically generated, regardless of the value of ACKE. When an address other than that of the local address is received,  $\overline{ACK}$  is not generated (NACK).

When an extension code is received,  $\overline{ACK}$  is generated if ACKE is set to 1 in advance.

How ACK is generated when data is received differs as follows depending on the setting of the wait timing.

• When 8-clock wait state is selected (bit 3 (WTIM) of IICCTL0 register = 0):

By setting ACKE to 1 before releasing the wait state, ACK is generated at the falling edge of the eighth clock of the SCL0 pin.


 When 9-clock wait state is selected (bit 3 (WTIM) of IICCTL0 register = 1): ACK is generated by setting ACKE to 1 in advance.

## 13.5.5 Stop condition

When the SCL0 pin is at high level, changing the SDA0 pin from low level to high level generates a stop condition.

A stop condition is a signal that the master device generates to the slave device when serial transfer has been completed. When the device is used as a slave, stop conditions can be detected.





A stop condition is generated when bit 0 (SPT) of IICA control register 0 (IICCTL0) is set to 1. When the stop condition is detected, bit 0 (SPD) of the IICA status register (IICS) is set to 1 and INTIICA is generated when bit 4 (SPIE) of IICCTL0 is set to 1.

#### 13.5.6 Wait

The wait is used to notify the communication partner that a device (master or slave) is preparing to transmit or receive data (i.e., is in a wait state).

Setting the SCL0 pin to low level notifies the communication partner of the wait state. When wait state has been canceled for both the master and slave devices, the next data transfer can begin.

## Figure 13-20. Wait (1/2)

(1) When master device has a nine-clock wait and slave device has an eight-clock wait (master transmits, slave receives, and ACKE = 1)





Figure 13-20. Wait (2/2)



(2) When master and slave devices both have a nine-clock wait (master transmits, slave receives, and ACKE = 1)

Remark ACKE: Bit 2 of IICA control register 0 (IICCTL0) WREL: Bit 5 of IICA control register 0 (IICCTL0)

A wait may be automatically generated depending on the setting of bit 3 (WTIM) of IICA control register 0 (IICCTL0).

Normally, the receiving side cancels the wait state when bit 5 (WREL) of IICCTL0 is set to 1 or when FFH is written to the IICA shift register (IICA), and the transmitting side cancels the wait state when data is written to IICA.

The master device can also cancel the wait state via either of the following methods.

- By setting bit 1 (STT) of IICCTL0 to 1
- By setting bit 0 (SPT) of IICCTL0 to 1

#### 13.5.7 Canceling wait

The I²C usually cancels a wait state by the following processing.

- Writing data to IICA shift register (IICA)
- Setting bit 5 (WREL) of IICA control register 0 (IICCTL0) (canceling wait)
- Setting bit 1 (STT) of IICCTL0 register (generating start condition)^{Note}
- Setting bit 0 (SPT) of IICCTL0 register (generating stop condition)^{Note}

Note Master only

When the above wait canceling processing is executed, the I²C cancels the wait state and communication is resumed.

To cancel a wait state and transmit data (including addresses), write the data to IICA.

To receive data after canceling a wait state, or to complete data transmission, set bit 5 (WREL) of IICA control register 0 (IICCTL0) to 1.

To generate a restart condition after canceling a wait state, set bit 1 (STT) of IICCTL0 to 1.

To generate a stop condition after canceling a wait state, set bit 0 (SPT) of IICCTL0 to 1.

Execute the canceling processing only once for one wait state.

If, for example, data is written to IICA after canceling a wait state by setting WREL to 1, an incorrect value may be output to SDA0 because the timing for changing the SDA0 line conflicts with the timing for writing IICA.

In addition to the above, communication is stopped if IICE is cleared to 0 when communication has been aborted, so that the wait state can be canceled.

If the I²C bus has deadlocked due to noise, processing is saved from communication by setting bit 6 (LREL) of IICCTL0, so that the wait state can be canceled.

# Caution If a processing to cancel a wait state is executed when WUP = 1, the wait state will not be canceled.

## 13.5.8 Interrupt request (INTIICA) generation timing and wait control

The setting of bit 3 (WTIM) of IICA control register 0 (IICCTL0) determines the timing by which INTIICA is generated and the corresponding wait control, as shown in Table 13-2.

WTIM	During Slave Device Operation			During Master Device Operation		
	Address	Data Reception	Data Transmission	Address	Data Reception	Data Transmission
0	9 ^{Notes 1, 2}	8 ^{Note 2}	8 ^{Note 2}	9	8	8
1	9 ^{Notes 1, 2}	9 ^{Note 2}	9 ^{Note 2}	9	9	9

Table 13-2. INTIICA Generation Timing and Wait Control

**Notes 1.** The slave device's INTIICA signal and wait period occurs at the falling edge of the ninth clock only when there is a match with the address set to the slave address register (SVA).

At this point,  $\overline{ACK}$  is generated regardless of the value set to IICCTL0's bit 2 (ACKE). For a slave device that has received an extension code, INTIICA occurs at the falling edge of the eighth clock.

However, if the address does not match after restart, INTIICA is generated at the falling edge of the 9th clock, but wait does not occur.

- 2. If the received address does not match the contents of the slave address register (SVA) and extension code is not received, neither INTIICA nor a wait occurs.
- **Remark** The numbers in the table indicate the number of the serial clock's clock signals. Interrupt requests and wait control are both synchronized with the falling edge of these clock signals.

#### (1) During address transmission/reception

- Slave device operation: Interrupt and wait timing are determined depending on the conditions described in Notes 1 and 2 above, regardless of the WTIM bit.
- Master device operation: Interrupt and wait timing occur at the falling edge of the ninth clock regardless of the WTIM bit.

#### (2) During data reception

• Master/slave device operation: Interrupt and wait timing are determined according to the WTIM bit.

## (3) During data transmission

· Master/slave device operation: Interrupt and wait timing are determined according to the WTIM bit.

## (4) Wait cancellation method

The four wait cancellation methods are as follows.

- Writing data to IICA shift register (IICA)
- Setting bit 5 (WREL) of IICA control register 0 (IICCTL0) (canceling wait)
- Setting bit 1 (STT) of IICCTL0 register (generating start condition)^{Note}
- Setting bit 0 (SPT) of IICCTL0 register (generating stop condition)^{Note}

Note Master only.

When an 8-clock wait has been selected (WTIM = 0), the presence/absence of  $\overline{ACK}$  generation must be determined prior to wait cancellation.

#### (5) Stop condition detection

INTIICA is generated when a stop condition is detected (only when SPIE = 1).

#### 13.5.9 Address match detection method

In I²C bus mode, the master device can select a particular slave device by transmitting the corresponding slave address.

Address match can be detected automatically by hardware. An interrupt request (INTIICA) occurs when a local address has been set to the slave address register (SVA) and when the address set to SVA matches the slave address sent by the master device, or when an extension code has been received.

#### 13.5.10 Error detection

In  $I^2C$  bus mode, the status of the serial data bus (SDA0) during data transmission is captured by the IICA shift register (IICA) of the transmitting device, so the IICA data prior to transmission can be compared with the transmitted IICA data to enable detection of transmission errors. A transmission error is judged as having occurred when the compared data values do not match.

#### 13.5.11 Extension code

- (1) When the higher 4 bits of the receive address are either "0000" or "1111", the extension code reception flag (EXC) is set to 1 for extension code reception and an interrupt request (INTIICA) is issued at the falling edge of the eighth clock. The local address stored in the slave address register (SVA) is not affected.
- (2) If "11110××0" is set to SVA by a 10-bit address transfer and "11110××0" is transferred from the master device, the results are as follows. Note that INTIICA occurs at the falling edge of the eighth clock.
  - Higher four bits of data match: EXC = 1
  - Seven bits of data match: COI = 1

Remark EXC: Bit 5 of IICA status register (IICS) COI: Bit 4 of IICA status register (IICS)

(3) Since the processing after the interrupt request occurs differs according to the data that follows the extension code, such processing is performed by software.

If the extension code is received while a slave device is operating, then the slave device is participating in communication even if its address does not match.

For example, after the extension code is received, if you do not wish to operate the target device as a slave device, set bit 6 (LREL) of the IICA control register 0 (IICCTL0) to 1 to set the standby mode for the next communication operation.

Slave Address	R/W Bit	Description
0000 000	0	General call address
1111 0 x x	0	10-bit slave address specification (during address authentication)
1111 0 x x	1	10-bit slave address specification (after address match, when read command is issued)

Table 13-3	<b>Bit Definitions</b>	of Major	Extension	Codes
			LAIGHSIOH	Coues

**Remark** See the I²C bus specifications issued by NXP Semiconductors for details of extension codes other than those described above.

#### 13.5.12 Arbitration

When several master devices simultaneously generate a start condition (when STT is set to 1 before STD is set to 1), communication among the master devices is performed as the number of clocks are adjusted until the data differs. This kind of operation is called arbitration.

When one of the master devices loses in arbitration, an arbitration loss flag (ALD) in the IICA status register (IICS) is set (1) via the timing by which the arbitration loss occurred, and the SCL0 and SDA0 lines are both set to high impedance, which releases the bus.


The arbitration loss is detected based on the timing of the next interrupt request (the eighth or ninth clock, when a stop condition is detected, etc.) and the ALD = 1 setting that has been made by software.

For details of interrupt request timing, see 13.5.8 Interrupt request (INTIICA) generation timing and wait control.

**Remark** STD: Bit 1 of IICA status register (IICS)

STT: Bit 1 of IICA control register 0 (IICCTL0)

## Figure 13-21. Arbitration Timing Example



Status During Arbitration	Interrupt Request Generation Timing					
During address transmission	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}					
Read/write data after address transmission						
During extension code transmission						
Read/write data after extension code transmission						
During data transmission						
During ACK transfer period after data transmission						
When restart condition is detected during data transfer						
When stop condition is detected during data transfer	When stop condition is generated (when $SPIE = 1$ ) ^{Note 2}					
When data is at low level while attempting to generate a restart condition	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}					
When stop condition is detected while attempting to generate a restart condition	When stop condition is generated (when $SPIE = 1$ ) ^{Note 2}					
When data is at low level while attempting to generate a stop condition	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}					
When SCL0 is at low level while attempting to generate a restart condition						

# Table 13-4. Status During Arbitration and Interrupt Request Generation Timing

- **Notes 1.** When WTIM (bit 3 of IICA control register 0 (IICCTL0)) = 1, an interrupt request occurs at the falling edge of the ninth clock. When WTIM = 0 and the extension code's slave address is received, an interrupt request occurs at the falling edge of the eighth clock.
  - 2. When there is a chance that arbitration will occur, set SPIE = 1 for master device operation.

Remark SPIE: Bit 4 of IICA control register 0 (IICCTL0)

#### 13.5.13 Wakeup function

The I²C bus slave function is a function that generates an interrupt request signal (INTIICA) when a local address and extension code have been received.

This function makes processing more efficient by preventing unnecessary INTIICA signal from occurring when addresses do not match.

When a start condition is detected, wakeup standby mode is set. This wakeup standby mode is in effect while addresses are transmitted due to the possibility that an arbitration loss may change the master device (which has generated a start condition) to a slave device.

However, when a stop condition is detected, bit 4 (SPIE) of IICA control register 0 (IICCTL0) is set regardless of the wakeup function, and this determines whether interrupt requests are enabled or disabled.

To use the wakeup function in the STOP mode, set WUP to 1. Addresses can be received regardless of the operation clock. An interrupt request signal (INTIICA) is also generated when a local address and extension code have been received. Operation returns to normal operation by using an instruction to clear (0) the WUP bit after this interrupt has been generated.

The flows of when setting the WUP bit and clearing (0) the WUP bit upon an address match are shown below.




Figure 13-22. Flow When Setting WUP = 1




Figure 13-23. Flow When Setting WUP = 0 upon Address Match (Including Extension Code Reception)

Executes processing corresponding to the operation to be executed after checking the operation state of serial interface IICA.

Use the following flows to perform the processing to release the STOP mode other than by an interrupt request (INTIICA) generated from serial interface IICA.

- Master device operation: Flow shown in Figure 13-24
- Slave device operation: Flow shown in Figure 13-23 or Figure 13-25

When operating the 78K0R/Kx3-L as a slave device, basically, use the flow shown in Figure 13-23. In this flow, however, extra time to keep communication waiting is required, because setting WUP to 0 takes processing time. To shorten the time for which communication is kept waiting, use the flow shown in Figure 13-25 to operate the 78K0R/Kx3-L.





Figure 13-24. When Operating as Master Device after Releasing STOP Mode other than by INTIICA

Figure 13-25. When Operating as Slave Device after Releasing STOP Mode other than by INTIICA (When Not Required to Operate as Master Device)



Executes processing corresponding to the operation to be executed after checking the operation state of serial interface IICA.

#### 13.5.14 Communication reservation

- (1) When communication reservation function is enabled (bit 0 (IICRSV) of IICA flag register (IICF) = 0) To start master device communications when not currently using a bus, a communication reservation can be made to enable transmission of a start condition when the bus is released. There are two modes under which the bus is not used.
  - · When arbitration results in neither master nor slave operation
  - When an extension code is received and slave operation is disabled (ACK is not returned and the bus was released by setting bit 6 (LREL) of IICA control register 0 (IICCTL0) to 1 and saving communication).

If bit 1 (STT) of IICCTL0 is set to 1 while the bus is not used (after a stop condition is detected), a start condition is automatically generated and wait state is set.

If an address is written to the IICA shift register (IICA) after bit 4 (SPIE) of IICCTL0 was set to 1, and it was detected by generation of an interrupt request signal (INTIICA) that the bus was released (detection of the stop condition), then the device automatically starts communication as the master. Data written to IICA before the stop condition is detected is invalid.

When STT has been set to 1, the operation mode (as start condition or as communication reservation) is determined according to the bus status.

- If the bus has been released .....a start condition is generated
- If the bus has not been released (standby mode) .......communication reservation

Check whether the communication reservation operates or not by using MSTS (bit 7 of the IICA status register (IICS)) after STT is set to 1 and the wait time elapses.

Use software to secure the wait time calculated by the following expression.


Wait time from setting STT = 1 to checking the MSTS flag: (IICWL setting value + IICWH setting value + 4 (clocks))  $\times$  fcLK + tF  $\times$  2

Remark IICWL: IICA low-level width setting register

IICWH: IICA high-level width setting register

- tr: SDA0 and SCL0 signal falling times (see CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET))
- fclk: CPU/peripheral hardware clock frequency


Figure 13-26 shows the communication reservation timing.



# Figure 13-26. Communication Reservation Timing

- Remark IICA: IICA shift register
  - STT: Bit 1 of IICA control register 0 (IICCTL0)
  - STD: Bit 1 of IICA status register (IICS)
  - SPD: Bit 0 of IICA status register (IICS)

Communication reservations are accepted via the timing shown in Figure 13-27. After bit 1 (STD) of the IICA status register (IICS) is set to 1, a communication reservation can be made by setting bit 1 (STT) of IICA control register 0 (IICCTL0) to 1 before a stop condition is detected.






Standby mode (Communication can be reserved by setting STT to 1 during this period.)

Figure 13-28 shows the communication reservation protocol.





Notes 1. The wait time is calculated as follows.

(IICWL setting value + IICWH setting value + 4 (clocks)) × fcLK + tF × 2

- **2.** The communication reservation operation executes a write to the IICA shift register (IICA) when a stop condition interrupt request occurs.
- Remark STT: Bit 1 of IICA control register 0 (IICCTL0)
  - MSTS: Bit 7 of IICA status register (IICS)
  - IICA: IICA shift register
  - IICWL: IICA low-level width setting register
  - IICWH: IICA high-level width setting register
  - tr: SDA0 and SCL0 signal falling times (see CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET))
  - fclk: CPU/peripheral hardware clock frequency

- (2) When communication reservation function is disabled (bit 0 (IICRSV) of IICA flag register (IICF) = 1) When bit 1 (STT) of IICA control register 0 (IICCTL0) is set to 1 when the bus is not used in a communication during bus communication, this request is rejected and a start condition is not generated. The following two statuses are included in the status where bus is not used.
  - When arbitration results in neither master nor slave operation
  - When an extension code is received and slave operation is disabled (ACK is not returned and the bus was released by setting bit 6 (LREL) of IICCTL0 to 1 and saving communication)

To confirm whether the start condition was generated or request was rejected, check STCF (bit 7 of IICF). It takes up to 5 clocks until STCF is set to 1 after setting STT = 1. Therefore, secure the time by software.

#### 13.5.15 Cautions

(1) When STCEN (bit 1 of IICA flag register (IICF)) = 0

Immediately after  $I^2C$  operation is enabled (IICE = 1), the bus communication status (IICBSY (bit 6 of IICF) = 1) is recognized regardless of the actual bus status. When changing from a mode in which no stop condition has been detected to a master device communication mode, first generate a stop condition to release the bus, then perform master device communication.

When using multiple masters, it is not possible to perform master device communication when the bus has not been released (when a stop condition has not been detected).

Use the following sequence for generating a stop condition.

- <1> Set IICA control register 1 (IICCTL1).
- <2> Set bit 7 (IICE) of IICA control register 0 (IICCTL0) to 1.
- <3> Set bit 0 (SPT) of IICCTL0 to 1.
- (2) When STCEN = 1

Immediately after  $I^2C$  operation is enabled (IICE = 1), the bus released status (IICBSY = 0) is recognized regardless of the actual bus status. To generate the first start condition (STT (bit 1 of IICA control register 0 (IICCTL0)) = 1), it is necessary to confirm that the bus has been released, so as to not disturb other communications.

(3) If other I²C communications are already in progress

If  $I^2C$  operation is enabled and the device participates in communication already in progress when the SDA0 pin is low and the SCL0 pin is high, the macro of  $I^2C$  recognizes that the SDA0 pin has gone low (detects a start condition). If the value on the bus at this time can be recognized as an extension code,  $\overline{ACK}$  is returned, but this interferes with other  $I^2C$  communications. To avoid this, start  $I^2C$  in the following sequence.

- <1> Clear bit 4 (SPIE) of IICCTL0 to 0 to disable generation of an interrupt request signal (INTIICA) when the stop condition is detected.
- <2> Set bit 7 (IICE) of IICCTL0 to 1 to enable the operation of I²C.
- <3> Wait for detection of the start condition.
- <4> Set bit 6 (LREL) of IICCTL0 to 1 before ACK is returned (4 to 80 clocks after setting IICE to 1), to forcibly disable detection.
- (4) Setting STT and SPT (bits 1 and 0 of IICCTL0) again after they are set and before they are cleared to 0 is prohibited.
- (5) When transmission is reserved, set SPIE (bit 4 of IICTL0) to 1 so that an interrupt request is generated when the stop condition is detected. Transfer is started when communication data is written to IICA after the interrupt request is generated. Unless the interrupt is generated when the stop condition is detected, the device stops in the wait state because the interrupt request is not generated when communication is started. However, it is not necessary to set SPIE to 1 when MSTS (bit 7 of IICS) is detected by software.

#### 13.5.16 Communication operations

The following shows three operation procedures with the flowchart.

#### (1) Master operation in single master system

The flowchart when using the 78K0R/Kx3-L as the master in a single master system is shown below.

This flowchart is broadly divided into the initial settings and communication processing. Execute the initial settings at startup. If communication with the slave is required, prepare the communication and then execute communication processing.

#### (2) Master operation in multimaster system

In the I²C bus multimaster system, whether the bus is released or used cannot be judged by the I²C bus specifications when the bus takes part in a communication. Here, when data and clock are at a high level for a certain period (1 frame), the 78K0R/Kx3-L takes part in a communication with bus released state.

This flowchart is broadly divided into the initial settings, communication waiting, and communication processing. The processing when the 78K0R/Kx3-L looses in arbitration and is specified as the slave is omitted here, and only the processing as the master is shown. Execute the initial settings at startup to take part in a communication. Then, wait for the communication request as the master or wait for the specification as the slave. The actual communication is performed in the communication processing, and it supports the transmission/reception with the slave and the arbitration with other masters.

#### (3) Slave operation

An example of when the 78K0R/Kx3-L is used as the I²C bus slave is shown below.

When used as the slave, operation is started by an interrupt. Execute the initial settings at startup, then wait for the INTIICA interrupt occurrence (communication waiting). When an INTIICA interrupt occurs, the communication status is judged and its result is passed as a flag over to the main processing. By checking the flags, necessary communication processing is performed. (1) Master operation in single-master system





Figure 13-29. Master Operation in Single-Master System


- **Note** Release (SCL0 and SDA0 pins = high level) the l²C bus in conformance with the specifications of the product that is communicating. If EEPROM is outputting a low level to the SDA0 pin, for example, set the SCL0 pin in the output port mode, and output a clock pulse from the output port until the SDA0 pin is constantly at high level.
- **Remark** Conform to the specifications of the product that is communicating, with respect to the transmission and reception formats.

#### (2) Master operation in multi-master system





**Note** Confirm that the bus is released (CLD bit = 1, DAD bit = 1) for a specific period (for example, for a period of one frame). If the SDA0 pin is constantly at low level, decide whether to release the l²C bus (SCL0 and SDA0 pins = high level) in conformance with the specifications of the product that is communicating.



#### Figure 13-30. Master Operation in Multi-Master System (2/3)


**Note** The wait time is calculated as follows.

(IICWL setting value + IICWH setting value + 4 (clocks))  $\times$  fcLK + tF  $\times$  2


Remark IICWL: IICA low-level width setting register

IICWH: IICA high-level width setting register

- tr: SDA0 and SCL0 signal falling times (see CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET))
- fclk: CPU/peripheral hardware clock frequency



#### Figure 13-30. Master Operation in Multi-Master System (3/3)




- 2. To use the device as a master in a multi-master system, read the MSTS bit each time interrupt INTIICA has occurred to check the arbitration result.
- **3.** To use the device as a slave in a multi-master system, check the status by using the IICS and IICF registers each time interrupt INTIICA has occurred, and determine the processing to be performed next.

## (3) Slave operation

The processing procedure of the slave operation is as follows.

Basically, the slave operation is event-driven. Therefore, processing by the INTIICA interrupt (processing that must substantially change the operation status such as detection of a stop condition during communication) is necessary.

In the following explanation, it is assumed that the extension code is not supported for data communication. It is also assumed that the INTIICA interrupt servicing only performs status transition processing, and that actual data communication is performed by the main processing.



Therefore, data communication processing is performed by preparing the following three flags and passing them to the main processing instead of INTIICA.

#### <1> Communication mode flag

This flag indicates the following two communication statuses.

- Clear mode: Status in which data communication is not performed
- Communication mode: Status in which data communication is performed (from valid address detection to stop condition detection, no detection of ACK from master, address mismatch)

#### <2> Ready flag

This flag indicates that data communication is enabled. Its function is the same as the INTIICA interrupt for ordinary data communication. This flag is set by interrupt servicing and cleared by the main processing. Clear this flag by interrupt servicing when communication is started. However, the ready flag is not set by interrupt servicing when the first data is transmitted. Therefore, the first data is transmitted without the flag being cleared (an address match is interpreted as a request for the next data).

#### <3> Communication direction flag


This flag indicates the direction of communication. Its value is the same as TRC.

The main processing of the slave operation is explained next.

Start serial interface IICA and wait until communication is enabled. When communication is enabled, execute communication by using the communication mode flag and ready flag (processing of the stop condition and start condition is performed by an interrupt. Here, check the status by using the flags).

The transmission operation is repeated until the master no longer returns ACK. If ACK is not returned from the master, communication is completed.

For reception, the necessary amount of data is received. When communication is completed,  $\overline{ACK}$  is not returned as the next data. After that, the master generates a stop condition or restart condition. Exit from the communication status occurs in this way.





**Remark** Conform to the specifications of the product that is in communication, regarding the transmission and reception formats.

An example of the processing procedure of the slave with the INTIICA interrupt is explained below (processing is performed assuming that no extension code is used). The INTIICA interrupt checks the status, and the following operations are performed.

- <1> Communication is stopped if the stop condition is issued.
- <2> If the start condition is issued, the address is checked and communication is completed if the address does not match. If the address matches, the communication mode is set, wait is cancelled, and processing returns from the interrupt (the ready flag is cleared).
- <3> For data transmit/receive, only the ready flag is set. Processing returns from the interrupt with the I²C bus remaining in the wait state.

Remark <1> to <3> above correspond to <1> to <3> in Figure 13-32 Slave Operation Flowchart (2).




Figure 13-32. Slave Operation Flowchart (2)


# 13.5.17 Timing of I²C interrupt request (INTIICA) occurrence

The timing of transmitting or receiving data and generation of interrupt request signal INTIICA, and the value of the IICS register when the INTIICA signal is generated are shown below.


Remark	ST:	Start condition
	AD6 to AD0:	Address
	R/W:	Transfer direction specification
	ACK:	Acknowledge
	D7 to D0:	Data
	SP:	Stop condition

## (1) Master device operation

- (a) Start ~ Address ~ Data ~ Data ~ Stop (transmission/reception)
  - (i) When WTIM = 0





(ii) When WTIM = 1



## (b) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop (restart)


(i) When WTIM = 0






(c) Start ~ Code ~ Data ~ Data ~ Stop (extension code transmission)

# (i) When WTIM = 0







#### (2) Slave device operation (slave address data reception)


# (a) Start ~ Address ~ Data ~ Data ~ Stop

# (i) When WTIM = 0






- (b) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop
  - (i) When WTIM = 0 (after restart, matches with SVA)




# (ii) When WTIM = 1 (after restart, matches with SVA)




## (c) Start ~ Address ~ Data ~ Start ~ Code ~ Data ~ Stop

# (i) When WTIM = 0 (after restart, does not match address (= extension code))




## (ii) When WTIM = 1 (after restart, does not match address (= extension code))




## (d) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

# (i) When WTIM = 0 (after restart, does not match address (= not extension code))



(ii) When WTIM = 1 (after restart, does not match address (= not extension code))





#### (3) Slave device operation (when receiving extension code)

The device is always participating in communication when it receives an extension code.


#### (a) Start ~ Code ~ Data ~ Data ~ Stop

# (i) When WTIM = 0






- (b) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop
  - (i) When WTIM = 0 (after restart, matches SVA)




## (ii) When WTIM = 1 (after restart, matches SVA)




(c) Start ~ Code ~ Data ~ Start ~ Code ~ Data ~ Stop

# (i) When WTIM = 0 (after restart, extension code reception)




# (ii) When WTIM = 1 (after restart, extension code reception)




## (d) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop

## (i) When WTIM = 0 (after restart, does not match address (= not extension code))




## (ii) When WTIM = 1 (after restart, does not match address (= not extension code))



#### (4) Operation without communication


# (a) Start ~ Code ~ Data ~ Data ~ Stop




# (5) Arbitration loss operation (operation as slave after arbitration loss)

When the device is used as a master in a multi-master system, read the MSTS bit each time interrupt request signal INTIICA has occurred to check the arbitration result.


## (a) When arbitration loss occurs during transmission of slave address data




(ii) When WTIM = 1



# (b) When arbitration loss occurs during transmission of extension code




(ii) When WTIM = 1



# (6) Operation when arbitration loss occurs (no communication after arbitration loss)

When the device is used as a master in a multi-master system, read the MSTS bit each time interrupt request signal INTIICA has occurred to check the arbitration result.


(a) When arbitration loss occurs during transmission of slave address data (when WTIM = 1)




(b) When arbitration loss occurs during transmission of extension code

ST A	D6 to AD0	R/W	ĀCK	D7 to D0	ACK	D7 to D0	ACK	SP
· · · · ·		4	<b>▲</b> 1					
Sets LR	S = 0110×0 EL = 1 by s S = 000000	softwa	ire					
Remark	a ▲: Alw △: Ger ×: Dor	nerate	d only v	d vhen SPIE = 1				

- (c) When arbitration loss occurs during transmission of data
  - (i) When WTIM = 0




(ii) When WTIM = 1




## (d) When loss occurs due to restart condition during data transfer


# (i) Not extension code (Example: unmatches with SVA)




(ii) Extension code




(e) When loss occurs due to stop condition during data transfer




- (f) When arbitration loss occurs due to low-level data when attempting to generate a restart condition
  - (i) When WTIM = 0







- (g) When arbitration loss occurs due to a stop condition when attempting to generate a restart condition
  - (i) When WTIM = 0




# (ii) When WTIM = 1



- (h) When arbitration loss occurs due to low-level data when attempting to generate a stop condition
  - (i) When WTIM = 0



(ii) When WTIM = 1



## **13.6 Timing Charts**


When using the I²C bus mode, the master device outputs an address via the serial bus to select one of several slave devices as its communication partner.

After outputting the slave address, the master device transmits the TRC bit (bit 3 of the IICA status register (IICS)), which specifies the data transfer direction, and then starts serial communication with the slave device.


Figures 13-33 and 13-34 show timing charts of the data communication.

The IICA shift register (IICA)'s shift operation is synchronized with the falling edge of the serial clock (SCL0). The transmit data is transferred to the SO latch and is output (MSB first) via the SDA0 pin.


Data input via the SDA0 pin is captured into IICA at the rising edge of SCL0.




## (1) Start condition ~ address





Notes 1. Write data to IICA, not setting WREL, in order to cancel a wait state during master transmission.
 2. To cancel slave wait, write "FFH" to IICA or set WREL.




# Figure 13-33. Example of Master to Slave Communication (When 9-Clock Wait Is Selected for Both Master and Slave) (2/3)









## (3) Stop condition







2. To cancel slave wait, write "FFH" to IICA or set WREL.




#### (1) Start condition ~ address







2. Write data to IICA, not setting WREL, in order to cancel a wait state during slave transmission.



#### (2) Data






2. Write data to IICA, not setting WREL, in order to cancel a wait state during slave transmission.

# Figure 13-34. Example of Slave to Master Communication (When 8-Clock and 9-Clock Wait Is Selected for Master, 9-Clock Wait Is Selected for Slave) (3/3)

(3) Stop condition



Notes 1. To cancel wait, write "FFH" to IICA or set WREL.

- 2. Write data to IICA, not setting WREL, in order to cancel a wait state during slave transmission.
- 3. If a wait state during slave transmission is canceled by setting WREL, TRC will be cleared.

# CHAPTER 14 MULTIPLIER/DIVIDER

# 14.1 Functions of Multiplier/Divider

The multiplier/divider has the following functions.

- 16 bits × 16 bits = 32 bits (multiplication)
- 32 bits ÷ 32 bits = 32 bits, 32-bit remainder (division)


# 14.2 Configuration of Multiplier/Divider

The multiplier/divider consists of the following hardware.

Item	Configuration
Registers	Multiplication/division data register A (L) (MDAL)
	Multiplication/division data register A (H) (MDAH)
	Multiplication/division data register B (L) (MDBL)
	Multiplication/division data register B (H) (MDBH)
	Multiplication/division data register C (L) (MDCL)
	Multiplication/division data register C (H) (MDCH)
Control register	Multiplication/division control register (MDUC)

## Table 14-1. Configuration of Multiplier/Divider

Figure 14-1 shows a block diagram of the multiplier/divider.



## Figure 14-1. Block Diagram of Multiplier/Divider

## (1) Multiplication/division data register A (MDAH, MDAL)

The MDAH and MDAL registers set the values that are used for a multiplication or division operation and store the operation result. They set the multiplier and multiplicand data in the multiplication mode, and set the dividend data in the division mode. Furthermore, the operation result (quotient) is stored in the MDAH and MDAL registers in the division mode.

MDAH and MDAL can be set by a 16-bit manipulation instruction.

Reset signal generation clears these registers to 0000H.

## Figure 14-2. Format of Multiplication/Division Data Register A (MDAH, MDAL)

Address: FFFF0H, FFFF1H, FFFF2H, FFFF3H After reset: 0000H, 0000H R/W

Symbol				FFF	F3H				FFFF2H							
								$\overline{}$								$\overline{}$
MDAH	MDAH	MDAH	MDAH	MDAH	MDAH	MDAH	MDAH	MDAH	MDAH	MDAH	MDAH	MDAH	MDAH	MDAH	MDAH	MDAH
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Symbol				FFF	F1H							FFF	F0H			
								$\overline{}$								$\overline{}$
MDAL	MDAL	MDAL	MDAL	MDAL	MDAL	MDAL	MDAL	MDAL	MDAL	MDAL	MDAL	MDAL	MDAL	MDAL	MDAL	MDAL
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

- Cautions 1. Do not rewrite the MDAH and MDAL values during division operation processing (while the multiplication/division control register (MDUC) is 81H). The operation will be executed in this case, but the operation result will be an undefined value.
  - 2. The MDAH and MDAL values read during division operation processing (while MDUC is 81H) will not be guaranteed.

The following table shows the functions of MDAH and MDAL during operation execution.

#### Table 14-2. Functions of MDAH and MDAL During Operation Execution

DIVMODE	Operation Mode	Setting	Operation Result
0	Multiplication mode	MDAH: Multiplier	_
		MDAL: Multiplicand	
1	Division mode	MDAH: Divisor (higher 16 bits)	MDAH: Division result (quotient)
		MDAL: Dividend (lower 16 bits)	Higher 16 bits
			MDAL: Division result (quotient)
			Lower 16 bits

Remark DIVMODE: Bit 7 of the multiplication/division control register (MDUC)

## (2) Multiplication/division data register B (MDBL, MDBH)

The MDBH and MDBL registers set the values that are used for multiplication or division operation and store the operation result. They store the operation result (product) in the multiplication mode and set the divisor data in the division mode.

MDBH and MDBL can be set by a 16-bit manipulation instruction.

Reset signal generation clears these registers to 0000H.

## Figure 14-3. Format of Multiplication/Division Data Register B (MDBH, MDBL)

Address:	FFFF4H	H, FFFF	5H, FF	FF6H,	FFFF7I	H Afte	er reset	: 0000⊦	I, 0000I	H R/W	1					
Symbol				FFF	F7H				FFFF6H							
	_															
													)			
MDBH	MDBH	MDBH	MDBH	MDBH	MDBH	MDBH	MDBH	MDBH	MDBH	MDBH	MDBH	MDBH	MDBH	MDBH	MDBH	MDBH
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Symbol				FFF	F5H							FFF	F4H			
									_							
	(							J	(							J
MDBL	MDBL	MDBL	MDBL	MDBL	MDBL	MDBL	MDBL	MDBL	MDBL	MDBL	MDBL	MDBL	MDBHL	.MDBL	MDBL	MDBL
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

- Cautions 1. Do not rewrite the MDBH and MDBL values during division operation processing (while the multiplication/division control register (MDUC) is 81H). The operation result will be an undefined value.
  - 2. Do not set MDBH and MDBL to 0000H in the division mode. If they are set, the operation result will be an undefined value.

The following table shows the functions of MDBH and MDBL during operation execution.

DIVMODE	Operation Mode	Setting	Operation Result
0	Multiplication mode	_	MDBH: Multiplication result (product) Higher 16 bits MDBL: Multiplication result (product) Lower 16 bits
1	Division mode	MDBH: Divisor (higher 16 bits) MDBL: Dividend (lower 16 bits)	-

**Remark** DIVMODE: Bit 7 of the multiplication/division control register (MDUC)

## (3) Multiplication/division data register C (MDCL, MDCH)

The MDCH and MDCL registers store remainder value of the operation result in the division mode. They are not used in the multiplication mode.

MDCH and MDCL can be read by a 16-bit manipulation instruction.

Reset signal generation clears these registers to 0000H.

#### Figure 14-4. Format of Multiplication/Division Data Register C (MDCH, MDCL)

Address: F00E0H, F00E1H, F00E2H, F00E3H After reset: 0000H, 0000H R/W

Symbol				F00	E3H				F00E2H							
								$\overline{}$	$\neg$							
MDCH	MDCH	MDCH	MDCH	MDCH	MDCH	MDCH	MDCH	MDCH	MDCH	MDCH	MDCH	MDCH	MDCH	MDCH	MDCH	MDCH
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Symbol				F00	E1H							F00	E0H			
	(							$\overline{}$								$\overline{}$
MDCL	MDCL	MDCL	MDCL	MDCL	MDCL	MDCL	MDCL	MDCL	MDCL	MDCL	MDCL	MDCL	MDCL	MDCL	MDCL	MDCL

# Caution The MDCH and MDCL values read during division operation processing (while the multiplication/division control register (MDUC) is 81H) will not be guaranteed.

8

7

6

5

3

4

2

0

#### Table 14-4. Functions of MDCH and MDCL During Operation Execution

DIVMODE	Operation Mode	Setting	Operation Result
0	Multiplication mode	-	_
1	Division mode	-	MDCH: Remainder (higher 16 bits) MDCL: Remainder (lower 16 bits)

Remark DIVMODE: Bit 7 of the multiplication/division control register (MDUC)

The register configuration differs between when multiplication is executed and when division is executed, as follows.

Register configuration during multiplication

13

15

14

12

11

10

9

<Multiplier A> <Multiplier B> <Product> MDAL (bits 15 to 0) × MDAH (bits 15 to 0) = [MDBH (bits 15 to 0), MDBL (bits 15 to 0)]

Register configuration during division

<dividend></dividend>	<divisor></divisor>
[MDAH (bits 15 to 0), MDAL (bits 15 to 0)]	÷ [MDBH (bits 15 to 0), MDBL (bits 15 to 0)] =
<quotient></quotient>	<remainder></remainder>
[MDAH (bits 15 to 0), MDAL (bits 15 to 0)]	··· [MDCH (bits 15 to 0), MDCL (bits 15 to 0)]

## 14.3 Register Controlling Multiplier/Divider

The multiplier/divider is controlled by using the multiplication/division control register (MDUC).

## (1) Multiplication/division control register (MDUC)

MDUC is an 8-bit register that controls the operation of the multiplier/divider. MDUC can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

#### Figure 14-5. Format of Multiplication/Division Control Register (MDUC)

Address: F	00E8H Afte	er reset: 00H	R/W					
Symbol	<7>	6	5	4	3	2	1	<0>
MDUC	DIVMODE	0	0	0	0	0	0	DIVST

DIVMODE	Operation mode (multiplication/division) selection
0	Multiplication mode
1	Division mode

DIVST ^{Note}	Division operation start/stop
0	Division operation processing complete
1	Starts division operation/division operation processing in progress

- **Note** DIVST can only be set (1) in the division mode. In the division mode, division operation is started by setting (1) DIVST. DIVST is automatically cleared (0) when the operation ends. In the multiplication mode, operation is automatically started by setting the multiplier and multiplicand to MDAH and MDAL, respectively.
- Cautions 1. Do not rewrite DIVMODE during operation processing (while DIVST is 1). If it is rewritten, the operation result will be an undefined value.
  - 2. DIVST cannot be cleared (0) by using software during division operation processing (while DIVST is 1).

## 14.4 Operations of Multiplier/Divider

## 14.4.1 Multiplication operation

- · Initial setting
  - <1> Set bit 7 (DIVMODE) of the multiplication/division control register (MDUC) to 0.
  - <2> Set the multiplicand to the multiplication/division data register A (L) (MDAL).
  - <3> Set the multiplier to the multiplication/division data register A (H) (MDAH).


(There is no preference in the order of executing steps <2> and <3>. Multiplication operation is automatically started when the multiplier and multiplicand are set to MDAH and MDAL, respectively.)

• During operation processing

<4> Wait for at least one clock. The operation will end when one clock has been issued.

- Operation end
  - <5> Read the product (lower 16 bits) from the multiplication/division data register B (L) (MDBL).
  - <6> Read the product (higher 16 bits) from the multiplication/division data register B (H) (MDBH). (There is no preference in the order of executing steps <5> and <6>.)
- · Next operation
  - <7> To execute multiplication operation next, start from the "Initial setting" for multiplication operation.
  - <8> To execute division operation next, start from the "Initial setting" in 14.4.2 Division operation.

**Remark** Steps <1> to <7> correspond to <1> to <7> in Figure 14-6.



#### Figure 14-6. Timing Diagram of Multiplication Operation (0003H × 0002H)


## 14.4.2 Division operation

- Initial setting
  - <1> Set bit 7 (DIVMODE) of the multiplication/division control register (MDUC) to 1.
  - <2> Set the dividend (higher 16 bits) to the multiplication/division data register A (H) (MDAH).
  - <3> Set the dividend (lower 16 bits) to the multiplication/division data register A (L) (MDAL).
  - <4> Set the divisor (higher 16 bits) to the multiplication/division data register B (H) (MDBH).
  - <5> Set the divisor (lower 16 bits) to the multiplication/division data register B (L) (MDBL).
  - <6> Set bit 0 (DIVST) of MDUC to 1.

(There is no preference in the order of executing steps <2> to <5>.)

- During operation processing
  - <7> The operation will end when one of the following processing is completed.
    - A wait of at least 16 clocks (The operation will end when 16 clocks have been issued.)
    - A check whether DIVST has been cleared
    - Generation of a division completion interrupt (INTMD)
    - (The read values of MDBL, MDBH, MDCH, and MDCL during operation processing are not guaranteed.)
- Operation end
  - <8> DIVST is cleared (0) and an interrupt request signal (INTMD) is generated (end of operation).
  - <9> Read the quotient (lower 16 bits) from MDAL.
  - <10> Read the quotient (higher 16 bits) from MDAH.
  - <11> Read the remainder (lower 16 bits) from multiplication/division data register C (L) (MDCL).
  - <12> Read the remainder (higher 16 bits) from the multiplication/division data register C (H) (MDCH).
    - (There is no preference in the order of executing steps <9> to <12>.)
- Next operation
  - <13> To execute multiplication operation next, start from the "Initial setting" in 14.4.1 Multiplication operation.
  - <14> To execute division operation next, start from the "Initial setting" for division operation.

**Remark** Steps <1> to <12> correspond to <1> to <12> in Figure 14-7.





Preliminary User's Manual U19291EJ1V0UD

## CHAPTER 15 DMA CONTROLLER

The 78K0R/Kx3-L has an internal DMA (Direct Memory Access) controller.

Data can be automatically transferred between the peripheral hardware supporting DMA, SFRs, and internal RAM without via CPU.

As a result, the normal internal operation of the CPU and data transfer can be executed in parallel with transfer between the SFR and internal RAM, and therefore, a large capacity of data can be processed. In addition, real-time control using communication, timer, and A/D can also be realized.

# **15.1 Functions of DMA Controller**

- O Number of DMA channels: 2
- O Transfer unit: 8 or 16 bits
- O Maximum transfer unit: 1024 times
- O Transfer type: 2-cycle transfer (One transfer is processed in 2 clocks and the CPU stops during that processing.)
- O Transfer mode: Single-transfer mode
- O Transfer request: Selectable from the following peripheral hardware interrupts
  - A/D converter
  - Serial interface (CSI00, CSI01, CSI10, UART0, UART1, or IIC10)
  - Timer (channel 0, 1, 4, or 5)
- O Transfer target: Between SFR and internal RAM

Here are examples of functions using DMA.

- Successive transfer of serial interface
- · Batch transfer of analog data
- Capturing A/D conversion result at fixed interval
- Capturing port value at fixed interval

## 15.2 Configuration of DMA Controller

The DMA controller includes the following hardware.

Table 15-1.	<b>Configuration of DMA Controller</b>
-------------	----------------------------------------

Item	Configuration
Address registers	<ul> <li>DMA SFR address registers 0, 1 (DSA0, DSA1)</li> <li>DMA RAM address registers 0, 1 (DRA0, DRA1)</li> </ul>
Count register	• DMA byte count registers 0, 1 (DBC0, DBC1)
Control registers	<ul> <li>DMA mode control registers 0, 1 (DMC0, DMC1)</li> <li>DMA operation control register 0, 1 (DRC0, DRC1)</li> </ul>

#### (1) DMA SFR address register n (DSAn)

This is an 8-bit register that is used to set an SFR address that is the transfer source or destination of DMA channel n.

Set the lower 8 bits of the SFR addresses FFF00H to FFFFFH.

This register is not automatically incremented but fixed to a specific value.

In the 16-bit transfer mode, the least significant bit is ignored and is treated as an even address.

DSAn can be read or written in 8-bit units. However, it cannot be written during DMA transfer.

Reset signal generation clears this register to 00H.

#### Figure 15-1. Format of DMA SFR Address Register n (DSAn)

Address: FFFB0H (DSA0), FFFB1H (DSA1) After reset: 00H R/W

	7	6	5	4	3	2	1	0
DSAn								

### (2) DMA RAM address register n (DRAn)

This is a 16-bit register that is used to set a RAM address that is the transfer source or destination of DMA channel n.

Addresses of the internal RAM area other than the general-purpose registers (FF900H to FFEDFH in the case of the  $\mu$ PD78F1001, 78F1004, and 78F1007) can be set to this register.

Set the lower 16 bits of the RAM address.

This register is automatically incremented when DMA transfer has been started. It is incremented by +1 in the 8-bit transfer mode and by +2 in the 16-bit transfer mode. DMA transfer is started from the address set to this DRAn register. When the data of the last address has been transferred, DRAn stops with the value of the last address +1 in the 8-bit transfer mode, and the last address +2 in the 16-bit transfer mode.

In the 16-bit transfer mode, the least significant bit is ignored and is treated as an even address.

DRAn can be read or written in 8-bit or 16-bit units. However, it cannot be written during DMA transfer. Reset signal generation clears this register to 0000H.

## Figure 15-2. Format of DMA RAM Address Register n (DRAn)

Address: FFFB2H, FFFB3H (DRA0), FFFB4H, FFFB5H (DRA1) After reset: 0000H R/W DRA0H: FFFB3H DRA0L: FFFB2H DRA1H: FFFB5H DRA1L: FFFB4H 14 13 12 10 9 8 7 6 5 4 3 2 15 11 1 0 DRAn (n = 0, 1)

## (3) DMA byte count register n (DBCn)

This is a 10-bit register that is used to set the number of times DMA channel n executes transfer. Be sure to set the number of times of transfer to this DBCn register before executing DMA transfer (up to 1024 times). Each time DMA transfer has been executed, this register is automatically decremented. By reading this DBCn register during DMA transfer, the remaining number of times of transfer can be learned. DBCn can be read or written in 8-bit or 16-bit units. However, it cannot be written during DMA transfer. Reset signal generation clears this register to 0000H.

# Figure 15-3. Format of DMA Byte Count Register n (DBCn)

Address: FFFB6H, FFFB7H (DBC0), FFFB8H, FFFB9H (DBC1) After reset: 0000H R/W																
DBC0H: FFFB7H								DBC0L: FFFB6H								
			[	DBC1H	I: FFFB	9H					[	DBC1L:	FFFB	BН		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DBCn	0	0	0	0	0	0										
(- 0 1)																

(n = 0, 1)

DBCn[9:0]	Number of Times of Transfer (When DBCn is Written)	Remaining Number of Times of Transfer (When DBCn is Read)		
000H	1024	Completion of transfer or waiting for 1024 times of DMA transfer		
001H	1	Waiting for remaining one time of DMA transfer		
002H	2	Waiting for remaining two times of DMA transfer		
003H	3	Waiting for remaining three times of DMA transfer		
•	•	•		
•	•	•		
•	•	•		
3FEH	1022	Waiting for remaining 1022 times of DMA transfer		
3FFH	H 1023 Waiting for remaining 1023 times of DMA transfer			

Cautions 1. Be sure to clear bits 15 to 10 to "0".

2. If the general-purpose register is specified or the internal RAM space is exceeded as a result of continuous transfer, the general-purpose register or SFR space are written or read, resulting in loss of data in these spaces. Be sure to set the number of times of transfer that is within the internal RAM space.

## **15.3 Registers Controlling DMA Controller**

DMA controller is controlled by the following registers.

- DMA mode control register n (DMCn)
- DMA operation control register n (DRCn)

**Remark** n: DMA channel number (n = 0, 1)

## (1) DMA mode control register n (DMCn)

DMCn is a register that is used to set a transfer mode of DMA channel n. It is used to select a transfer direction, data size, setting of pending, and start source. Bit 7 (STGn) is a software trigger that starts DMA. Rewriting bits 6, 5, and 3 to 0 of DMCn is prohibited during operation (when DSTn = 1). DMCn can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

## Figure 15-4. Format of DMA Mode Control Register n (DMCn) (1/2)

Address: FFFBAH (DMC0), FFFBBH (DMC1) After reset: 00H R/W

Symbol	<7>	<6>	<5>	<4>	3	2	1	0
DMCn	STGn	DRSn	DSn	DWAITn	IFCn3	IFCn2	IFCn1	IFCn0

STGn ^{№te}	DMA transfer start software trigger					
0	o trigger operation					
1	DMA transfer is started when DMA operation is enabled (DENn = 1).					
DMA transfer is started by writing 1 to STGn when DMA operation is enabled (DENn = 1). When this bit is read, 0 is always read.						

DRSn	Selection of DMA transfer direction				
0	SFR to internal RAM				
1	Internal RAM to SFR				

DSn	Specification of transfer data size for DMA transfer
0	8 bits
1	16 bits

DWAITn	Pending of DMA transfer					
0	xecutes DMA transfer upon DMA start request (not held pending).					
1	Holds DMA start request pending if any.					
DMA transfer that has been held pending can be started by clearing the value of DWAITn to 0. It takes 2 clocks to actually hold DMA transfer pending when the value of DWAITn is set to 1.						

Note The software trigger (STGn) can be used regardless of the IFCn0 to IFCn3 values.

# Figure 15-4. Format of DMA Mode Control Register n (DMCn) (2/2)

Address: FFFBAH (DMC0), FFFBBH (DMC1) After reset: 00H R/W

Symbol	<7>	<6>	<5>	<4>	3	2	1	0
DMCn	STGn	DRSn	DSn	DWAITn	IFCn3	IFCn2	IFCn1	IFCn0

IFCn	IFCn	IFCn	IFCn	Selection of DMA start source ^{Note}					
3	2	1	0	Trigger signal	Trigger contents				
0	0	0	0	_	Disables DMA transfer by interrupt. (Only software trigger is enabled.)				
0	0	1	0	INTTM00	Timer channel 0 interrupt				
0	0	1	1	INTTM01	Timer channel 1 interrupt				
0	1	0	0	INTTM04	Timer channel 4 interrupt				
0	1	0	1	INTTM05	Timer channel 5 interrupt				
0	1	1	0	INTSTO/INTCSI00	UART0 transmission end interrupt/CSI00 transfer end interrupt				
0	1	1	1	INTSR0/INTCSI01	UART0 reception end interrupt/CSI01 transfer end interrupt				
1	0	0	0	INTST1/INTCSI10/INTIIC10	UART1 transmission end interrupt/ CSI10 transfer end interrupt/ IIC10 transfer end interrupt				
1	0	0	1	INTSR1	UART1 reception end interrupt				
1	1	0	0	INTAD	A/D conversion end interrupt				
С	Other that	an abov	n above Setting prohibited						

**Note** The software trigger (STGn) can be used regardless of the IFCn0 to IFCn3 values.

## (2) DMA operation control register n (DRCn)

DRCn is a register that is used to enable or disable transfer of DMA channel n. Rewriting bit 7 (DENn) of this register is prohibited during operation (when DSTn = 1). DRCn can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

#### Figure 15-5. Format of DMA Operation Control Register n (DRCn)

Address: FFFBCH (DRC0), FFFBDH (DRC1) After reset: 00H R/W

Symbol	<7>	6	5	4	3	2	1	<0>
DRCn	DENn	0	0	0	0	0	0	DSTn

DENn	DMA operation enable flag	
0	Disables operation of DMA channel n (stops operating cock of DMA).	
1	Enables operation of DMA channel n.	
DMAC waits for a DMA trigger when DSTn = 1 after DMA operation is enabled (DENn = 1).		

DSTn	DMA transfer mode flag	
0	DMA transfer of DMA channel n is completed.	
1	DMA transfer of DMA channel n is not completed (still under execution).	
DMAC waits for a DMA trigger when DSTn = 1 after DMA operation is enabled (DENn = 1).		
When a software trigger (STGn) or the start source trigger set by IFCn3 to IFCn0 is input, DMA transfer is started.		
When DMA transfer is completed after that, this bit is automatically cleared to 0.		
Write 0 to this bit to forcibly terminate DMA transfer under execution.		

- Cautions 1. The DSTn flag is automatically cleared to 0 when a DMA transfer is completed. Writing the DENn flag is enabled only when DSTn = 0. When a DMA transfer is terminated without waiting for generation of the interrupt (INTDMAn) of DMAn, therefore, set DSTn to 0 and then DENn to 0 (for details, refer to 15.5.5 Forced termination by software).
  - 2. When the FSEL bit of the OSMC register has been set to 1, do not enable (DENn = 1) DMA operation for at least three clocks after the setting.

## **15.4 Operation of DMA Controller**

## 15.4.1 Operation procedure

- <1> The DMA controller is enabled to operate when DENn = 1. Before writing the other registers, be sure to set DENn to 1. Use 80H to write with an 8-bit manipulation instruction.
- <2> Set an SFR address, a RAM address, the number of times of transfer, and a transfer mode of DMA transfer to the DSAn, DRAn, CBCn, and DMCn registers.
- <3> The DMA controller waits for a DMA trigger when DSTn = 1. Use 81H to write with an 8-bit manipulation instruction.
- <4> When a software trigger (STGn) or a start source trigger specified by IFCn3 to IFCn0 is input, a DMA transfer is started.
- <5> Transfer is completed when the number of times of transfer set by the DBCn register reaches 0, and transfer is automatically terminated by occurrence of an interrupt (INTDMAn).
- <6> Stop the operation of the DMA controller by clearing DENn to 0 when the DMA controller is not used.




Figure 15-6. Operation Procedure

#### 15.4.2 Transfer mode

The following four modes can be selected for DMA transfer by using bits 6 and 5 (DRSn and DSn) of the DMCn register.

DRSn	DSn	DMA Transfer Mode
0	0	Transfer from SFR of 1-byte data (fixed address) to RAM (address is incremented by +1)
0	1	Transfer from SFR of 2-byte data (fixed address) to RAM (address is incremented by +2)
1	0	Transfer from RAM of 1-byte data (address is incremented by +1) to SFR (fixed address)
1	1	Transfer from RAM of 2-byte data (address is incremented by +2) to SFR (fixed address)

By using these transfer modes, up to 1024 bytes of data can be consecutively transferred by using the serial interface, data resulting from A/D conversion can be consecutively transferred, and port data can be scanned at fixed time intervals by using a timer.

## 15.4.3 Termination of DMA transfer

When DBCn = 00H and DMA transfer is completed, the DSTn bit is automatically cleared to 0. An interrupt request (INTDMAn) is generated and transfer is terminated.

When the DSTn bit is cleared to 0 to forcibly terminate DMA transfer, the DBCn and DRAn registers hold the value when transfer is terminated.

The interrupt request (INTDMAn) is not generated if transfer is forcibly terminated.

# 15.5 Example of Setting of DMA Controller

# 15.5.1 CSI consecutive transmission

A flowchart showing an example of setting for CSI consecutive transmission is shown below.

- Consecutive transmission of CSI10
- DMA channel 0 is used for DMA transfer.
- DMA start source: INTCSI10 (software trigger (STG0) only for the first start source)
- Interrupt of CSI10 is specified by IFC03 to IFC00 (bits 3 to 0 of the DMC0 register) = 1000B.
- Transfers FFB00H to FFBFFH (256 bytes) of RAM to FFF10H of the transmit buffer (SIO10) of CSI.




Figure 15-7. Example of Setting for CSI Consecutive Transmission

Note The DST0 flag is automatically cleared to 0 when a DMA transfer is completed.
 Writing the DEN0 flag is enabled only when DST0 = 0. To terminate a DMA transfer without waiting for occurrence of the interrupt of DMA0 (INTDMA0), set DST0 to 0 and then DEN0 to 0 (for details, refer to

#### 15.5.5 Forced termination by software).


The fist trigger for consecutive transmission is not started by the interrupt of CSI. Start it by a software trigger. CSI transmission of the second time and onward is automatically executed.

The DMA interrupt (INTDMA0) is generated as soon as the last data has been written to the transmit buffer. At this point, the last data of CSI is being transmitted. To start DMA transfer again, therefore, wait until transfer of CSI is completed.

## 15.5.2 Consecutive capturing of A/D conversion results

A flowchart of an example of setting for consecutively capturing A/D conversion results is shown below.

- Consecutive capturing of A/D conversion results.
- DMA channel 1 is used for DMA transfer.
- DMA start source: INTAD
- Interrupt of A/D is specified by IFC13 to IFC10 (bits 3 to 0 of the DMC1 register) = 1100B.
- Transfers FFF1EH and FFF1FH (2 bytes) of the 10-bit A/D conversion result register to 512 bytes of FFCE0H to FFEDFH of RAM.






Note The DST1 flag is automatically cleared to 0 when a DMA transfer is completed.

Writing the DEN1 flag is enabled only when DST1 = 0. To terminate a DMA transfer without waiting for occurrence of the interrupt of DMA1 (INTDMA1), set DST1 to 0 and then DEN1 to 0 (for details, refer to **15.5.5 Forced termination by software**).

## 15.5.3 UART consecutive reception + ACK transmission

- A flowchart illustrating an example of setting for UART consecutive reception + ACK transmission is shown below.
- Consecutively receives data from UART0 and outputs ACK to P10 on completion of reception.
- DMA channel 0 is used for DMA transfer.
- DMA start source: Software trigger (DMA transfer on occurrence of an interrupt is disabled.)
- Transfers FFF12H of UART receive data register 0 (RXD0) to 64 bytes of FFE00H to FFE3FH of RAM.





- Note The DST0 flag is automatically cleared to 0 when a DMA transfer is completed.
   Writing the DEN0 flag is enabled only when DST0 = 0. To terminate a DMA transfer without waiting for occurrence of the interrupt of DMA0 (INTDMA0), set DST0 to 0 and then DEN0 to 0 (for details, refer to 15.5.5 Forced termination by software).
- **Remark** This is an example where a software trigger is used as a DMA start source.

If ACK is not transmitted and if only data is consecutively received from UART, the UART reception end interrupt (INTSR0) can be used to start DMA for data reception.


#### 15.5.4 Holding DMA transfer pending by DWAITn

When DMA transfer is started, transfer is performed while an instruction is executed. At this time, the operation of the CPU is stopped and delayed for the duration of 2 clocks. If this poses a problem to the operation of the set system, a DMA transfer can be held pending by setting DWAITn to 1.

To output a pulse with a width of 10 clocks of the operating frequency from the P10 pin, for example, the clock width increases to 12 if a DMA transfer is started midway. In this case, the DMA transfer can be held pending by setting DWAITn to 1.

After setting DWAITn to 1, it takes two clocks until a DMA transfer is held pending.

#### Figure 15-10. Example of Setting for Holding DMA Transfer Pending by DWAITn




- **Remarks 1.** n: DMA channel number (n = 0, 1)
  - 2. 1 clock: 1/fclk (fclk: CPU clock)


#### 15.5.5 Forced termination by software

After DSTn is set to 0 by software, it takes up to 2 clocks until a DMA transfer is actually stopped and DSTn is set to 0. To forcibly terminate a DMA transfer by software without waiting for occurrence of the interrupt (INTDMAn) of DMAn, therefore, perform either of the following processes.

- Set DSTn to 0 (use DRCn = 80H to write with an 8-bit manipulation instruction) by software, confirm by polling that DSTn has actually been cleared to 0, and then set DENn to 0 (use DRCn = 00H to write with an 8-bit manipulation instruction).
- Set DSTn to 0 (use DRCn = 80H to write with an 8-bit manipulation instruction) by software and then set DENn to 0 (use DRCn = 00H to write with an 8-bit manipulation instruction) two or more clocks after.

Figure 15-11. Forced Termination of DMA Transfer





 Remarks 1.
 n: DMA channel number (n = 0, 1)
 2.
 1 clock: 1/fcLK (fcLK: CPU clock)
 1

## 15.6 Cautions on Using DMA Controller

#### (1) Priority of DMA

During DMA transfer, a request from the other DMA channel is held pending even if generated. The pending DMA transfer is started after the ongoing DMA transfer is completed. When the requests from either of the DMA channels are successively generated in a short period ^{Note}, they are successively transferred, and on completion of that, the requests from the other DMA channel are executed. In this case, one or tow instructions are executed between the first DMA transfer and next DMA transfer.

If two DMA requests are generated at the same time, however, DMA channel 0 takes priority over DMA channel 1.

If a DMA request and an interrupt request are generated at the same time, the DMA transfer takes precedence, and then interrupt servicing is executed.

**Note** The short period refers to a period of eight or fewer CPU clocks. The relationship between the lengths of clock period and DMA operations is as follows.

1 clock period:	Setting disabled DMA request cannot be accepted.
2 to 4 clock period:	DMA transfer of the channel where requests are successively generated is
	executed.
5 to 8 clock period:	Whether DMA transfer of the channel where requests are successively generated
	is executed or DMA requests from the other channel are executed depends on the
	number of times CPU instructions are executed.

#### (2) DMA response time

The response time of DMA transfer is as follows.

Table 15-2.	<b>Response Time</b>	of DMA Transfer
-------------	----------------------	-----------------

	Minimum Time	Maximum Time	
Response time	4 clocks	10 clocks	

Remark 1 clock: 1/fclk (fclk: CPU clock)

In the following cases, however, DMA transfer may be delayed further. The number of clocks by which DMA transfer is delayed differs depending on the condition.

- Instruction execution by RAM
- Execution of DMA pending instruction

#### (3) Operation in standby mode

The DMA controller operates as follows in the standby mode.

Status	DMA Operation
HALT mode	Normal operation
STOP mode	Stops operation.
	If DMA transfer and STOP instruction execution contend, DMA transfer may be
	damaged. Therefore, stop DMA before executing the STOP instruction.

Table 15-3. DMA Operation in Standby Mode

# (4) DMA pending instruction

Even if a DMA request is generated, DMA transfer is held pending immediately after the following instructions.


- CALL !addr16
- CALL &laddr16
- CALL !!addr20
- CALL rp
- CALLT [addr5]
- BRK
- Bit manipulation instructions for registers IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H and PSW each, and 8-bit manipulation instructions with operands including ES registers

# (5) Operation if address in general-purpose register area or other than those of internal RAM area is specified

The address indicated by DRA0n is incremented during DMA transfer. If the address is incremented to an address in the general-purpose register area or exceeds the area of the internal RAM, the following operation is performed.

- In mode of transfer from SFR to RAM The data of that address is lost.
- In mode of transfer from RAM to SFR Undefined data is transferred to SFR.

In either case, malfunctioning may occur or damage may be done to the system. Therefore, make sure that the address is within the internal RAM area other than the general-purpose register area.



# **CHAPTER 16 INTERRUPT FUNCTIONS**

The number of interrupt sources differs, depending on the product.

		78K0R/KC3-L (44-pin)	78K0R/KC3-L (48-pin)	78K0R/KD3-L	78K0R/KE3-L
		(++ piii)	(40 pin)		
Maskable	Internal	9	9	9	9
interrupts	External	24	25	25	25

# 16.1 Interrupt Function Types

The following two types of interrupt functions are used.

# (1) Maskable interrupts

These interrupts undergo mask control. Maskable interrupts can be divided into four priority groups by setting the priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR10L, PR10H, PR11L, PR11H, PR12L).

Multiple interrupt servicing can be applied to low-priority interrupts when high-priority interrupts are generated. If two or more interrupt requests, each having the same priority, are simultaneously generated, then they are processed according to the priority of vectored interrupt servicing. For the priority order, see **Table 16-1**.

A standby release signal is generated and STOP and HALT modes are released.

External interrupt requests and internal interrupt requests are provided as maskable interrupts.

#### (2) Software interrupt

This is a vectored interrupt generated by executing the BRK instruction. It is acknowledged even when interrupts are disabled. The software interrupt does not undergo interrupt priority control.

# 16.2 Interrupt Sources and Configuration

Interrupt sources include maskable interrupts and software interrupts. In addition, they also have up to five reset sources (see **Table 16-1**).

Interrupt	Default		Interrupt Source	Internal/	Vector	Basic
Туре	Priority Note 1	Name	Trigger	External	Table Address	Configuration Type Note 2
Maskable	0	INTWDTI	Watchdog timer interval ^{Note 3} (75% of overflow time)	Internal	0004H	(A)
	1	INTLVI	Low-voltage detection Note 4		0006H	
	2	INTP0	Pin input edge detection	External	0008H	(B)
	3	INTP1			000AH	
	4	INTP2			000CH	
	5	INTP3			000EH	
	6	INTP4			0010H	
	7	INTP5			0012H	
	8	INTCMP0	CMP0 detection	Internal	0016H	(A)
	9	INTCMP1	CMP1 detection		0018H	
	10	INTDMA0	End of DMA0 transfer		001AH	
	11	INTDMA1	End of DMA1 transfer		001CH	
	12	INTST0/ INTCSI00	End of UART0 transmission/ end of CSI00 communication		001EH	
	13	INTSR0/ INTCSI01	End of UART0 reception/ end of CSI01 communication		0020H	
	14	INTSRE0	UART0 communication error occurrence		0022H	
	15	INTST1 /INTCSI10 /INTIIC10	End of UART1 transmission/ end of CSI10 communication/ end of IIC10 communication		0024H	
	16	INTSR1	End of UART1 reception		0026H	
	17	INTSRE1	UART1 communication error occurrence		0028H	
	18	INTIICA Note 5	End of IICA communication		002AH	
	19	INTTM00	End of timer channel 0 count or capture		002CH	
	20	INTTM01	End of timer channel 1 count or capture		002EH	
	21	INTTM02	End of timer channel 2 count or capture		0030H	
	22	INTTM03	End of timer channel 3 count or capture		0032H	
	23	INTAD	End of A/D conversion		0034H	

Table 16-1. Interrupt Source List (1/2)

**Notes 1.** The default priority determines the sequence of interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 33 indicates the lowest priority.

- 2. Basic configuration types (A) to (C) correspond to (A) to (C) in Figure 16-1.
- 3. When bit 7 (WDTINT) of the option byte (000C0H) is set to 1.
- 4. When bit 1 (LVIMD) of the low-voltage detection register (LVIM) is cleared to 0.
- 5. 44-pin products of 78K0R/KC3-L is not provided.

Interrupt	Default Priority ^{Note 1}		Interrupt Source	Internal/	Vector	Basic
Туре	Phonty	Name	Trigger	External	Table Address	Configuration Type ^{Note 2}
Maskable	24	INTRTC	Fixed-cycle signal of real-time counter/alarm match detection	Internal	0036H	(A)
	25	INTRTCI	Interval signal detection of real-time counter		0038H	
	26	INTKR	Key return signal detection	External	003AH	(B)
	27	INTMD	End of division operation	Internal	0040H	(A)
	28	INTTM04	End of timer channel 4 count or capture		0042H	
	29	INTTM05	End of timer channel 5 count or capture		0044H	
	30	INTTM06	End of timer channel 6 count or capture		0046H	
	31	INTTM07	End of timer channel 7 count or capture		0048H	
	32	INTP6	Pin input edge detection	External	004AH	(B)
	33	INTP7			004CH	
Software	_	BRK	Execution of BRK instruction	-	007EH	(C)
Reset	_	RESET	RESET pin input	_	0000H	-
		POC	Power-on-clear			
		LVI	Low-voltage detection ^{Note 3}			
		WDT	Overflow of watchdog timer	]		
		TRAP	Execution of illegal instruction ^{Note 4}			

Table 16-1.	Interrupt Source List (2/2)	١
		,

**Notes 1.** The default priority determines the sequence of interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 33 indicates the lowest priority.


- 2. Basic configuration types (A) to (C) correspond to (A) to (C) in Figure 16-1.
- 3. When bit 1 (LVIMD) of the low-voltage detection register (LVIM) is set to 1.

debug emulator.


When the instruction code in FFH is executed.
 Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip

#### Figure 16-1. Basic Configuration of Interrupt Function


# (A) Internal maskable interrupt



# (B) External maskable interrupt



(C) Software interrupt



PR1: Priority specification flag 1

# 16.3 Registers Controlling Interrupt Functions

The following 6 types of registers are used to control the interrupt functions.

- Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L)
- Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L)
- Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR10L, PR10H, PR11L, PR11H, PR12L)
- External interrupt rising edge enable register (EGP0)
- External interrupt falling edge enable register (EGN0)
- Program status word (PSW)

Table 16-2 shows a list of interrupt request flags, interrupt mask flags, and priority specification flags corresponding to interrupt request sources.

Interrupt	Interrupt Request	Flag	Interrupt Mask F	lag	Priority Specificatio	n Flag
Source		Register		Register		Register
INTWDTI	WDTIIF	IF0L	WDTIMK	MKOL	WDTIPR0, WDTIPR1	PR00L,
INTLVI	LVIIF		LVIMK		LVIPR0, LVIPR1	PR10L
INTP0	PIF0		PMK0		PPR00, PPR10	
INTP1	PIF1		PMK1		PPR01, PPR11	
INTP2	PIF2		PMK2		PPR02, PPR12	
INTP3	PIF3		РМКЗ		PPR03, PPR13	
INTP4	PIF4		PMK4		PPR04, PPR14	
INTP5	PIF5		PMK5		PPR05, PPR15	
INTCMP0	CMPIF0	IF0H	CMPMK0	мкон	CMPPR00, CMPPR10	PR00H,
INTCMP1	CMPIF1		CMPMK1		CMPPR01, CMPPR11	PR10H
INTDMA0	DMAIF0		DMAMK0		DMAPR00, DMAPR10	
INTDMA1	DMAIF1		DMAMK1		DMAPR01, DMAPR11	
INTST0 ^{Note 1}	STIF0 ^{Note 1}		STMK0 ^{Note 1}		STPR00, STPR10 ^{Note 1}	
INTCSI00 ^{Note 1}	CSIIF00 ^{Note 1}		CSIMK00 ^{Note 1}		CSIPR000, CSIPR100 ^{Note 1}	
INTSR0 ^{Note 2}	SRIF0 ^{Note 2}		SRMK0 ^{Note 2}		SRPR00, SRPR10 ^{Note 2}	
INTCSI01 ^{Note 2}	CSIIF01 ^{Note 2}		CSIMK01 ^{Note 2}		CSIPR001, CSIPR101 ^{Note 2}	
INTSRE0	SREIF0		SREMK0		SREPR00, SREPR10	

Table 16-2. Flags Corresponding to Interrupt Request Sources (1/2)

- **Notes 1.** Do not use UART0 and CSI00 at the same time because they share flags for the interrupt request sources. If one of the interrupt sources INST0 and INTCSI00 is generated, bit 5 of IF0H is set to 1. Bit 5 of MK0H, PR00H, and PR10H supports these two interrupt sources.
  - Do not use UART0 and CSI01 at the same time because they share flags for the interrupt request sources. If one of the interrupt sources INSR0 and INTCSI01 is generated, bit 6 of IF0H is set to 1. Bit 6 of MK0H, PR00H, and PR10H supports these two interrupt sources.

Interrupt	Interrupt Requ	lest Flag	Interrupt Ma	ask Flag	Priority Specificatio	n Flag
Source		Register		Register		Register
INTST1 ^{Note 1}	STIF1 ^{Note 1}	IF1L	STMK1 ^{Note 1}	MK1L	STPR01, STPR11 ^{Note 1}	PR01L,
INTCSI10 ^{Note 1}	CSIIF10 ^{Note 1}		CSIMK10 ^{Note 1}		CSIPR010, CSIPR110 ^{Note 1}	PR11L
INTIIC10 ^{Note 1}	IICIF10 ^{Note 1}		IICMK10 ^{Note 1}		IICPR010, IICPR110 ^{Note 1}	
INTSR1	SRIF1		SRMK1		SRPR01, SRPR11	
INTSRE1	SREIF1		SREMK1		SREPR01, SREPR11	
INTIICA Note 2	IICAIF Note 2		IICAMK Note 2		IICAPR0, IICAPR1 Note 2	
INTTM00	TMIF00		ТММК00		TMPR000, TMPR100	
INTTM01	TMIF01		TMMK01		TMPR001, TMPR101	
INTTM02	TMIF02		TMMK02		TMPR002, TMPR102	
INTTM03	TMIF03		ТММК03		TMPR003, TMPR103	
INTAD	ADIF	IF1H	ADMK	MK1H	ADPR0, ADPR1	PR01H,
INTRTC	RTCIF		RTCMK		RTCPR0, RTCPR1	PR11H
INTRTCI	RTCIIF		RTCIMK		RTCIPR0, RTCIPR1	
INTKR	KRIF		KRMK		KRPR0, KRPR1	
INTMD	MDIF		MDMK		MDPR0, MDPR1	
INTTM04	TMIF04		TMMK04		TMPR004, TMPR104	
INTTM05	TMIF05	IF2L	TMMK05	MK2L	TMPR005, TMPR105	PR02L,
INTTM06	TMIF06		TMMK06		TMPR006, TMPR106	PR12L
INTTM07	TMIF07		TMMK07		TMPR007, TMPR107	
INTP6	PIF6		PMK6		PPR06, PPR16	
INTP7	PIF7		PMK7		PPR07, PPR17	

Table 16-2. Flags Corresponding to Interrupt Request Sources (2/2)

- Notes 1. Do not use UART1, CSI10, and IIC10 at the same time because they share flags for the interrupt request sources. If one of the interrupt sources INTST1, INTCSI10, and INTIIC10 is generated, bit 0 of IF1L is set to 1. Bit 0 of MK1L, PR01L, and PR11L supports these three interrupt sources.
  - 2. 44-pin products of 78K0R/KC3-L is not provided.

# (1) Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L)

Address: FFFE0H After reset: 00H R/W

The interrupt request flags are set to 1 when the corresponding interrupt request is generated or an instruction is executed. They are cleared to 0 when an instruction is executed upon acknowledgment of an interrupt request or upon reset signal generation.

When an interrupt is acknowledged, the interrupt request flag is automatically cleared and then the interrupt routine is entered.

IF0L, IF0H, IF1L, IF1H, and IF2L can be set by a 1-bit or 8-bit memory manipulation instruction. When IF0L and IF0H, and IF1L and IF1H are combined to form 16-bit registers IF0 and IF1, they can be set by a 16-bit memory manipulation instruction. Using IF2L as IF2 can be set also by using a 16-bit memory manipulation instruction. Reset signal generation clears these registers to 00H.

**Remark** If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

#### Figure 16-2. Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H, IF2L) (1/2)

Symbol <0> <7> <6> <5> <4> <3> <2> <1> **IFOL** PIF5 PIF4 PIF3 PIF2 PIF1 PIF0 LVIIF WDTIIF Address: FFFE1H After reset: 00H R/W Symbol <7> <6> <5> <3> <2> 0 <4> <1> **IF0H** SREIF0 STIF0 DMAIF1 DMAIF0 CMPIF1 CMPIF0 0 SRIF0 CSIIF01 CSIIF00 Address: FFFE2H After reset: 00H R/W Symbol <7> <6> <5> <4> <3> <2> <1> <0> IICAIF Note IF1L TMIF03 TMIF02 TMIF01 TMIF00 SREIF1 SRIF1 STIF1 CSIIF10 IICIF10 Address: FFFE3H After reset: 00H R/W Symbol <7> <6> 5 4 <3> <2> <1> <0> IF1H TMIF04 0 0 RTCIIF RTCIF MDIF KRIF ADIF Address: FFFD0H After reset: 00H R/W Symbol 7 6 5 <4> <3> <2> <1> <0> IF2L 0 0 0 PIF7 PIF6 TMIF07 TMIF06 TMIF05



#### Figure 16-2. Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H, IF2L) (2/2)

XXIFX	Interrupt request flag
0	No interrupt request signal is generated
1	Interrupt request is generated, interrupt request status

Cautions 1. Be sure to clear bit 0 of IF0H, bits 4 and 5 of IF1H, and bits 5 to 7 of IF2L to 0.

- 2. When operating a timer, serial interface, or A/D converter after standby release, operate it once after clearing the interrupt request flag. An interrupt request flag may be set by noise.
- 3. When manipulating a flag of the interrupt request flag register, use a 1-bit memory manipulation instruction (CLR1). When describing in C language, use a bit manipulation instruction such as "IF0L.0 = 0;" or "_asm("clr1 IF0L, 0");" because the compiled assembler must be a 1-bit memory manipulation instruction (CLR1).

If a program is described in C language using an 8-bit memory manipulation instruction such as "IF0L &= 0xfe;" and compiled, it becomes the assembler of three instructions.

mov a, IF0L and a, #0FEH mov IF0L, a

In this case, even if the request flag of another bit of the same interrupt request flag register (IF0L) is set to 1 at the timing between "mov a, IF0L" and "mov IF0L, a", the flag is cleared to 0 at "mov IF0L, a". Therefore, care must be exercised when using an 8-bit memory manipulation instruction in C language.

## (2) Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L)

The interrupt mask flags are used to enable/disable the corresponding maskable interrupt servicing.

MK0L, MK0H, MK1L, MK1H, and MK2L can be set by a 1-bit or 8-bit memory manipulation instruction. When MK0L and MK0H, and MK1L and MK1H are combined to form 16-bit registers MK0 and MK1, they can be set by a 16-bit memory manipulation instruction. Using MK2L as MK2 can be set also by using a 16-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

**Remark** If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

# Figure 16-3. Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H, MK2L)

Address: FFI	FE4H After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
MKOL	PMK5	PMK4	PMK3	PMK2	PMK1	PMK0	LVIMK	WDTIMK
Address: FFI	FE5H After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	0
MK0H	SREMK0	SRMK0 CSIMK01	STMK0 CSIMK00	DMAMK1	DMAMK0	CMPMK1	CMPMK0	1
Address: FFI	FE6H After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
MK1L	ТММК03	TMMK02	TMMK01	TMMK00	IICAMK ^{Note}	SREMK1	SRMK1	STMK1
								CSIMK10
								IICMK10
Address: FFI	FE7H After	reset: FFH	R/W					
Symbol	<7>	<6>	5	4	<3>	<2>	<1>	<0>
MK1H	TMMK04	MDMK	1	1	KRMK	RTCIMK	RTCMK	ADMK
Address: FFI	FD4H After	reset: FFH	R/W					
Symbol	7	6	5	<4>	<3>	<2>	<1>	<0>
MK2L	1	1	1	PMK7	PMK6	TMMK07	TMMK06	TMMK05
	ХХМКХ			Interru	upt servicing c	control		
	0	Interrupt ser	vicing enable	b				
	1	Interrupt ser	vicing disable	d				

Note 44-pin products of 78K0R/KC3-L is not provided.

Caution Be sure to set bit 0 of MK0H, bits 4 and 5 of MK1H, and bits 5 to 7 of MK2L to 1.

# (3) Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR10L, PR10H, PR11L, PR11H, PR12L)

The priority specification flag registers are used to set the corresponding maskable interrupt priority level. A priority level is set by using the PR0xy and PR1xy registers in combination (xy = 0L, 0H, 1L, 1H, or 2L). PR00L, PR00H, PR01L, PR01H, PR02L, PR10L, PR10H, PR11L, PR11H, and PR12L can be set by a 1-bit or 8bit memory manipulation instruction. If PR00L and PR00H, PR01L and PR01H, PR10L and PR10H, and PR11L and PR11H are combined to form 16-bit registers PR00, PR01, PR10, and PR11, they can be set by a 16-bit memory manipulation instruction. Using PR02L as PR02 and PR12L as PR12 can be set also by using a 16-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

**Remark** If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

# Figure 16-4. Format of Priority Specification Flag Registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR10L, PR10H, PR11L, PR11H, PR12L) (1/2)

Address: FFF	-E8H After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR00L	PPR05	PPR04	PPR03	PPR02	PPR01	PPR00	LVIPR0	WDTIPR0
Address: FFF	ECH After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR10L	PPR15	PPR14	PPR13	PPR12	PPR11	PPR10	LVIPR1	WDTIPR1
Address: FFF	E9H After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	0
PR00H	SREPR00	SRPR00	STPR00	DMAPR01	DMAPR00	CMPPR01	CMPPR00	1
		CSIPR001	CSIPR000					
Address: FFF	EDH After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	0
PR10H	SREPR10	SRPR10	STPR10	DMAPR11	DMAPR10	CMPPR11	CMPPR10	1
		CSIPR101	CSIPR100					

# Figure 16-4. Format of Priority Specification Flag Registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR10L, PR10H, PR11L, PR11H, PR12L) (2/2)

Address: FF	FEAH After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR01L	TMPR003	TMPR002	TMPR001	TMPR000	IICAPR0 ^{Note}	SREPR01	SRPR01	STPR01 CSIPR010 IICPR010
Address: FF	FEEH After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR11L	TMPR103	TMPR102	TMPR101	TMPR100	IICAPR1 [№]	SREPR11	SRPR11	STPR11 CSIPR110 IICPR110
Address: FF	FEBH After	reset: FFH	R/W					
Symbol	<7>	<6>	5	4	<3>	<2>	<1>	<0>
PR01H	TMPR004	MDPR0	1	1	KRPR0	RTCIPR0	RTCPR0	ADPR0
Address: FF	FEFH After <7>	reset: FFH <6>	R/W 5	4	<3>	<2>	<1>	<0>
PR11H	TMPR104	MDPR1	1	1	KRPR1	RTCIPR1	RTCPR1	ADPR1
Address: FF	FD8H After	reset: FFH	R/W 5	<4>	<3>	<2>	<1>	<0>
PR02L	, 1	1	1	PPR07	PPR06	TMPR007	TMPR006	TMPR005
Address: FF		reset: FFH	R/W	11107	111100			TWI 11003
Symbol	7	6	5	<4>	<3>	<2>	<1>	<0>
PR12L	1	1	1	PPR17	PPR16	TMPR107	TMPR106	TMPR105
	XXPR1X	XXPR0X			Priority leve	el selection		
	0	0	Specify leve	l 0 (high prior	ity level)			
	0	1	Specify leve	11				
	1	0	Specify leve	12				

**Note** 44-pin products of 78K0R/KC3-L is not provided.

1

1

Caution Be sure to set bit 0 of PR00H and PR10H, bits 4 and 5 of PR01H and PR11H, and bits 5 to 7 of PR02L and PR12L to 1.

Specify level 3 (low priority level)

(4) External interrupt rising edge enable register (EGP0), external interrupt falling edge enable register (EGN0)

These registers specify the valid edge for INTP0 to INTP7.

EGP0 and EGN0 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

# Figure 16-5. Format of External Interrupt Rising Edge Enable Register (EGP0) and External Interrupt Falling Edge Enable Register (EGN0)

Address: FFI	F38H After	reset: 00H	R/W							
Symbol	7	6	5	4	3	2	1	0		
EGP0	EGP7	EGP6	EGP5	EGP4	EGP3	EGP2	EGP1	EGP0		
Address: FFI	=39H After	reset: 00H	R/W							
Symbol	7	6	5	4	3	2	1	0		
EGN0	EGN7	EGN6	EGN5	EGN4	EGN3	EGN2	EGN1	EGN0		
	EGPn	EGNn		INTPn p	oin valid edge	selection (n =	= 0 to 7)			

EGPn	EGNn	INTPn pin valid edge selection (n = 0 to 7)
0	0	Edge detection disabled
0	1	Falling edge
1	0	Rising edge
1	1	Both rising and falling edges

Table 16-3 shows the ports corresponding to EGPn and EGNn.

Table 16-3. Ports C	Corresponding to EGPn and EGNn
---------------------	--------------------------------

Detection Enable Register		Edge Detection Port	Interrupt Request Signal	
EGP0	EGN0	P120	INTP0	
EGP1	EGN1	P31	INTP1	
EGP2	EGN2	P32	INTP2	
EGP3	EGN3	P80	INTP3	
EGP4	EGN4	P70	INTP4	
EGP5	EGN5	P71	INTP5	
EGP6	EGN6	P72	INTP6	
EGP7	EGN7	P82	INTP7	

Caution Select the port mode by clearing EGPn and EGNn to 0 because an edge may be detected when the external interrupt function is switched to the port function.


**Remark** n = 0 to 7

#### (5) Program status word (PSW)

The program status word is a register used to hold the instruction execution result and the current status for an interrupt request. The IE flag that sets maskable interrupt enable/disable and the ISP0 and ISP1 flags that controls multiple interrupt servicing are mapped to the PSW.

Besides 8-bit read/write, this register can carry out operations using bit manipulation instructions and dedicated instructions (EI and DI). When a vectored interrupt request is acknowledged, if the BRK instruction is executed, the contents of the PSW are automatically saved into a stack and the IE flag is reset to 0. If a maskable interrupt request is acknowledged, the contents of the priority specification flag of the acknowledged interrupt are transferred to the ISP0 and ISP1 flags. The PSW contents are also saved into the stack with the PUSH PSW instruction. They are restored from the stack with the RETI, RETB, and POP PSW instructions.

Reset signal generation sets PSW to 06H.



#### Figure 16-6. Configuration of Program Status Word

#### 16.4 Interrupt Servicing Operations

#### 16.4.1 Maskable interrupt request acknowledgment

A maskable interrupt request becomes acknowledgeable when the interrupt request flag is set to 1 and the mask (MK) flag corresponding to that interrupt request is cleared to 0. A vectored interrupt request is acknowledged if interrupts are in the interrupt enabled state (when the IE flag is set to 1). However, a low-priority interrupt request is not acknowledged during servicing of a higher priority interrupt request.

The times from generation of a maskable interrupt request until vectored interrupt servicing is performed are listed in Table 16-4 below.

For the interrupt request acknowledgment timing, see Figures 16-8 and 16-9.

Table 16-4.	Time from	Generation	of Maskable	Interrupt	Until Servicing
-------------	-----------	------------	-------------	-----------	-----------------

	Minimum Time	Maximum Time ^{Note}
Servicing time	9 clocks	14 clocks

Note If an interrupt request is generated just before the RET instruction, the wait time becomes longer.

#### Remark 1 clock: 1/fclk (fclk: CPU clock)


If two or more maskable interrupt requests are generated simultaneously, the request with a higher priority level specified in the priority specification flag is acknowledged first. If two or more interrupts requests have the same priority level, the request with the highest default priority is acknowledged first.

An interrupt request that is held pending is acknowledged when it becomes acknowledgeable.

Figure 16-7 shows the interrupt request acknowledgment algorithm.

If a maskable interrupt request is acknowledged, the contents are saved into the stacks in the order of PSW, then PC, the IE flag is reset (0), and the contents of the priority specification flag corresponding to the acknowledged interrupt are transferred to the ISP1 and ISP0 flags. The vector table data determined for each interrupt request is the loaded into the PC and branched.

Restoring from an interrupt is possible by using the RETI instruction.






- ××IF: Interrupt request flag
- ××MK: Interrupt mask flag
- ××PR0: Priority specification flag 0
- ××PR1: Priority specification flag 1
- IE: Flag that controls acknowledgment of maskable interrupt request (1 = Enable, 0 = Disable)

ISP0, ISP1: Flag that indicates the priority level of the interrupt currently being serviced (see Figure 16-6)


Note For the default priority, refer to Table 16-1 Interrupt Source List.



# Figure 16-8. Interrupt Request Acknowledgment Timing (Minimum Time)

Remark 1 clock: 1/fclk (fclk: CPU clock)

#### Figure 16-9. Interrupt Request Acknowledgment Timing (Maximum Time)



Remark 1 clock: 1/fclk (fclk: CPU clock)

#### 16.4.2 Software interrupt request acknowledgment

A software interrupt request is acknowledged by BRK instruction execution. Software interrupts cannot be disabled. If a software interrupt request is acknowledged, the contents are saved into the stacks in the order of the program status word (PSW), then program counter (PC), the IE flag is reset (0), and the contents of the vector table (0007EH, 0007FH) are loaded into the PC and branched.

Restoring from a software interrupt is possible by using the RETB instruction.

#### Caution Do not use the RETI instruction for restoring from the software interrupt.

#### 16.4.3 Multiple interrupt servicing

Multiple interrupt servicing occurs when another interrupt request is acknowledged during execution of an interrupt. Multiple interrupt servicing does not occur unless the interrupt request acknowledgment enabled state is selected (IE = 1). When an interrupt request is acknowledged, interrupt request acknowledgment becomes disabled (IE = 0). Therefore, to enable multiple interrupt servicing, it is necessary to set (1) the IE flag with the EI instruction during interrupt servicing to enable interrupt acknowledgment.

Moreover, even if interrupts are enabled, multiple interrupt servicing may not be enabled, this being subject to interrupt priority control. Two types of priority control are available: default priority control and programmable priority control. Programmable priority control is used for multiple interrupt servicing.

In the interrupt enabled state, if an interrupt request with a priority equal to or higher than that of the interrupt currently being serviced is generated, it is acknowledged for multiple interrupt servicing. If an interrupt with a priority lower than that of the interrupt currently being serviced is generated during interrupt servicing, it is not acknowledged for multiple interrupt servicing. Interrupt requests that are not enabled because interrupts are in the interrupt disabled state or because they have a lower priority are held pending. When servicing of the current interrupt ends, the pending interrupt request is acknowledged following execution of at least one main processing instruction execution.

Table 16-5 shows relationship between interrupt requests enabled for multiple interrupt servicing and Figure 16-10 shows multiple interrupt servicing examples.

Multiple Interrupt Request		Maskable Interrupt Request							Software	
		,	Level 0 = 00)	-	Level 1 = 01)	,	Level 2 = 10)	,	Level 3 = 11)	Interrupt Request
Interrupt Being Servic	ed	IE = 1	IE = 0	IE = 1	IE = 0	IE = 1	IE = 0	IE = 1	IE = 0	
Maskable interrupt	ISP1 = 0 ISP0 = 0	0	×	×	×	×	×	×	×	0
	ISP1 = 0 ISP0 = 1	0	×	0	×	×	×	×	×	0
	ISP1 = 1 ISP0 = 0	0	×	0	×	0	×	×	×	0
	ISP1 = 1 ISP0 = 1	0	×	0	×	0	×	0	×	0
Software interrupt		0	×	0	×	0	×	0	×	0

# Table 16-5. Relationship Between Interrupt Requests Enabled for Multiple Interrupt Servicing During Interrupt Servicing

Remarks 1. O: Multiple interrupt servicing enabled

- 2. ×: Multiple interrupt servicing disabled
- 3. ISP0, ISP1, and IE are flags contained in the PSW.

ISP1 = 0, ISP0 = 0: An interrupt of level 1 or level 0 is being serviced.


ISP1 = 0, ISP0 = 1: An interrupt of level 2 is being serviced.

- ISP1 = 1, ISP0 = 0: An interrupt of level 3 is being serviced.
- ISP1 = 1, ISP0 = 1: Wait for An interrupt acknowledgment.
- IE = 0: Interrupt request acknowledgment is disabled.
- IE = 1: Interrupt request acknowledgment is enabled.
- 4. PR is a flag contained in PR00L, PR00H, PR01L, PR01H, PR02L, PR10L, PR10H, PR11L, PR11H, and PR12L.
  - PR = 00: Specify level 0 with  $\times$  PR1 $\times$  = 0,  $\times$  PR0 $\times$  = 0 (higher priority level)

PR = 01: Specify level 1 with  $\times \times PR1 \times = 0$ ,  $\times \times PR0 \times = 1$ 

- PR = 10: Specify level 2 with  $\times \times PR1 \times = 1$ ,  $\times \times PR0 \times = 0$
- PR = 11: Specify level 3 with  $\times \times PR1 \times = 1$ ,  $\times \times PR0 \times = 1$  (lower priority level)


#### Figure 16-10. Examples of Multiple Interrupt Servicing (1/2)



#### Example 1. Multiple interrupt servicing occurs twice

During servicing of interrupt INTxx, two interrupt requests, INTyy and INTzz, are acknowledged, and multiple interrupt servicing takes place. Before each interrupt request is acknowledged, the EI instruction must always be issued to enable interrupt request acknowledgment.

#### Example 2. Multiple interrupt servicing does not occur due to priority control



Interrupt request INTyy issued during servicing of interrupt INTxx is not acknowledged because its priority is lower than that of INTxx, and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.

PR = 00: Specify level 0 with  $\times$  PR1 $\times$  = 0,  $\times$  PR0 $\times$  = 0 (higher priority level)


PR = 01: Specify level 1 with  $\times$  PR1 $\times$  = 0,  $\times$  PR0 $\times$  = 1

PR = 10: Specify level 2 with  $\times \times PR1 \times = 1$ ,  $\times \times PR0 \times = 0$ 

PR = 11: Specify level 3 with  $\times$  PR1 $\times$  = 1,  $\times$  PR0 $\times$  = 1 (lower priority level)

IE = 0: Interrupt request acknowledgment is disabled

IE = 1: Interrupt request acknowledgment is enabled.



#### Figure 16-10. Examples of Multiple Interrupt Servicing (2/2)

#### Example 3. Multiple interrupt servicing does not occur because interrupts are not enabled

Interrupts are not enabled during servicing of interrupt INTxx (EI instruction is not issued), therefore, interrupt request INTyy is not acknowledged and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.

- PR = 00: Specify level 0 with  $\times$  PR1 $\times$  = 0,  $\times$  PR0 $\times$  = 0 (higher priority level)
- PR = 01: Specify level 1 with  $\times PR1 \times = 0$ ,  $\times PR0 \times = 1$
- PR = 10: Specify level 2 with  $\times$  PR1 $\times$  = 1,  $\times$  PR0 $\times$  = 0
- PR = 11: Specify level 3 with  $\times$  PR1 $\times$  = 1,  $\times$  PR0 $\times$  = 1 (lower priority level)
- IE = 0: Interrupt request acknowledgment is disabled
- IE = 1: Interrupt request acknowledgment is enabled.

#### 16.4.4 Interrupt request hold


There are instructions where, even if an interrupt request is issued for them while another instruction is being executed, request acknowledgment is held pending until the end of execution of the next instruction. These instructions (interrupt request hold instructions) are listed below.

- MOV PSW, #byte
- MOV PSW, A
- MOV1 PSW. bit, CY
- SET1 PSW. bit
- CLR1 PSW. bit
- RETB
- RETI
- POP PSW
- BTCLR PSW. bit, \$addr8
- El
- DI
- SKC
- SKNC
- SKZ
- SKNZ
- Manipulation instructions for the IF0L, IF0H, IF1L, IF1H, IF2L, MK0L, MK0H, MK1L, MK1H, MK2L, PR00L, PR00H, PR01L, PR01H, PR02L, PR10L, PR10H, PR11L, PR11H, and PR12L registers

# Caution The BRK instruction is not one of the above-listed interrupt request hold instructions. However, the software interrupt activated by executing the BRK instruction causes the IE flag to be cleared. Therefore, even if a maskable interrupt request is generated during execution of the BRK instruction, the interrupt request is not acknowledged.

Figure 16-11 shows the timing at which interrupt requests are held pending.

#### Figure 16-11. Interrupt Request Hold



Remarks 1. Instruction N: Interrupt request hold instruction

- 2. Instruction M: Instruction other than interrupt request hold instruction
- 3. The xxPR (priority level) values do not affect the operation of xxIF (interrupt request).

# CHAPTER 17 KEY INTERRUPT FUNCTION

The number of key interrupt input channels differs, depending on the product.

	78K0R/KC3-L	78K0R/KD3-L	78K0R/KE3-L
Key interrupt input channels	6 ch	8	ch

# 17.1 Functions of Key Interrupt

A key interrupt (INTKR) can be generated by setting the key return mode register (KRM) and inputting a falling edge to the key interrupt input pins (KR0 to KR7).

Flag	Description
KRM0	Controls KR0 signal in 1-bit units.
KRM1	Controls KR1 signal in 1-bit units.
KRM2	Controls KR2 signal in 1-bit units.
KRM3	Controls KR3 signal in 1-bit units.
KRM4	Controls KR4 signal in 1-bit units.
KRM5	Controls KR5 signal in 1-bit units.
KRM6	Controls KR6 signal in 1-bit units.
KRM7	Controls KR7 signal in 1-bit units.

# Table 17-1. Assignment of Key Interrupt Detection Pins

# 17.2 Configuration of Key Interrupt

The key interrupt includes the following hardware.

Item	Configuration
Control register	Key return mode register (KRM)

Remark KR0 to KR5: 78K0R/KC3-L KR0 to KR7: 78K0R/KD3-L and 78K0R/KE3-L




Figure 17-1. Block Diagram of Key Interrupt


# 17.3 Register Controlling Key Interrupt

#### (1) Key return mode register (KRM)

This register controls the KRM0 to KRM7 bits using the KR0 to KR7 signals, respectively. KRM can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

# Figure 17-2. Format of Key Return Mode Register (KRM)

Address: FFF37H After reset: 00H R/W



KRMn	Key interrupt mode control
0	Does not detect key interrupt signal
1	Detects key interrupt signal

- Cautions 1. If any of the KRM0 to KRM7 bits used is set to 1, set bits 0 to 7 (PU70 to PU77) of the corresponding pull-up resistor register 7 (PU7) to 1.
  - 2. If KRM is changed, the interrupt request flag may be set. Therefore, disable interrupts and then change the KRM register. Clear the interrupt request flag and enable interrupts.
  - 3. The bits not used in the key interrupt mode can be used as normal ports.
- **Remarks 1.** n = 0 to 7
  - KR0 to KR5: 78K0R/KC3-L KR0 to KR7: 78K0R/KD3-L and 78K0R/KE3-L

# **CHAPTER 18 STANDBY FUNCTION**

# 18.1 Standby Function and Configuration

#### 18.1.1 Standby function

The standby function reduces the operating current of the system, and the following two modes are available.

#### (1) HALT mode

HALT instruction execution sets the HALT mode. In the HALT mode, the CPU operation clock is stopped. If the high-speed system clock oscillator, internal high-speed oscillator, 20 MHz internal high-speed oscillator, or subsystem clock oscillator is operating before the HALT mode is set, oscillation of each clock continues. In this mode, the operating current is not decreased as much as in the STOP mode, but the HALT mode is effective for restarting operation immediately upon interrupt request generation and carrying out intermittent operations frequently.

#### (2) STOP mode

STOP instruction execution sets the STOP mode. In the STOP mode, the high-speed system clock oscillator and internal high-speed oscillator stop, stopping the whole system, thereby considerably reducing the CPU operating current.

Because this mode can be cleared by an interrupt request, it enables intermittent operations to be carried out. However, because a wait time is required to secure the oscillation stabilization time after the STOP mode is released when the X1 clock is selected, select the HALT mode if it is necessary to start processing immediately upon interrupt request generation.

In either of these two modes, all the contents of registers, flags and data memory just before the standby mode is set are held. The I/O port output latches and output buffer statuses are also held.

- Cautions 1. The STOP mode can be used only when the CPU is operating on the main system clock. The STOP mode cannot be set while the CPU operates with the subsystem clock. The HALT mode can be used when the CPU is operating on either the main system clock or the subsystem clock.
  - 2. When shifting to the STOP mode, be sure to stop the peripheral hardware operation operating with main system clock before executing STOP instruction.
  - 3. The following sequence is recommended for operating current reduction of the A/D converter when the standby function is used: First clear bit 7 (ADCS) and bit 0 (ADCE) of the A/D converter mode register (ADM) to 0 to stop the A/D conversion operation, and then execute the STOP instruction.
  - 4. The following sequence is recommended for operating current reduction of the comparator when the standby function is used: First clear bit 7 (CnEN) of the comparator n control register (CnCTL) and bit 7 (CnVRE) of the comparator n internal reference voltage selection register to 0 to stop the comparator operation, and then execute the STOP instruction.
  - 5. The following sequence is recommended for operating current reduction of the programmable gain amplifier when the standby function is used: First clear bit 7 (OAEN) of the programmable gain amplifier control register (OAM) to 0 to stop the programmable gain amplifier operation, and then execute the STOP instruction.

- Cautions 6. It can be selected by the option byte whether the internal low-speed oscillator continues oscillating or stops in the HALT or STOP mode. For details, see CHAPTER 23 OPTION BYTE.
  - 7. The STOP instruction cannot be executed when the CPU operates on the 20 MHz internal high-speed oscillation clock. Be sure to execute the STOP instruction after shifting to internal high-speed oscillation clock operation.

# 18.1.2 Registers controlling standby function

The standby function is controlled by the following two registers.

- Oscillation stabilization time counter status register (OSTC)
- Oscillation stabilization time select register (OSTS)

Remark For the registers that start, stop, or select the clock, see CHAPTER 5 CLOCK GENERATOR.

# (1) Oscillation stabilization time counter status register (OSTC)

This is the register that indicates the count status of the X1 clock oscillation stabilization time counter. The X1 clock oscillation stabilization time can be checked in the following case.

- If the X1 clock starts oscillation while the internal high-speed oscillation clock or subsystem clock is being used as the CPU clock.
- If the STOP mode is entered and then released while the internal high-speed oscillation clock is being used as the CPU clock with the X1 clock oscillating.

OSTC can be read by a 1-bit or 8-bit memory manipulation instruction.

When reset is released (reset by  $\overline{\text{RESET}}$  input, POC, LVI, WDT, and executing an illegal instruction), the STOP instruction and MSTOP (bit 7 of CSC register) = 1 clear this register to 00H.

#### Figure 18-1. Format of Oscillation Stabilization Time Counter Status Register (OSTC)

Address: FFFA2H After reset: 00H R

Symbol	7	6	5	4	3	2
OSTC	MOST	MOST	MOST	MOST	MOST	MOST
	8	9	10	11	13	15

-										
MOST	Oscillation stabilization time status									
8	9	10	11	13	15	17	18		fx = 10 MHz	fx = 20 MHz
0	0	0	0	0	0	0	0	28/fx max.	25.6 <i>µ</i> s max.	12.8 <i>µ</i> s max.
1	0	0	0	0	0	0	0	2 ⁸ /fx min.	25.6 <i>µ</i> s min.	12.8 <i>µ</i> s min.
1	1	0	0	0	0	0	0	2º/fx min.	51.2 <i>μ</i> s min.	25.6 <i>µ</i> s min.
1	1	1	0	0	0	0	0	2 ¹⁰ /fx min.	102.4 <i>µ</i> s min.	51.2 <i>µ</i> s min.
1	1	1	1	0	0	0	0	2 ¹¹ /fx min.	204.8 <i>µ</i> s min.	102.4 <i>µ</i> s min.
1	1	1	1	1	0	0	0	2 ¹³ /fx min.	819.2 <i>μ</i> s min.	409.6 <i>µ</i> s min.
1	1	1	1	1	1	0	0	2 ¹⁵ /fx min.	3.27 ms min.	1.64 ms min.
1	1	1	1	1	1	1	0	2 ¹⁷ /fx min.	13.11 ms min.	6.55 ms min.
1	1	1	1	1	1	1	1	2 ¹⁸ /fx min.	26.21 ms min.	13.11 ms min.

1

MOST

17

0

MOST


18

Cautions 1. After the above time has elapsed, the bits are set to 1 in order from MOST8 and remain 1.

- 2. The oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS. If the STOP mode is entered and then released while the internal high-speed oscillation clock is being used as the CPU clock, set the oscillation stabilization time as follows.
  - Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS

Note, therefore, that only the status up to the oscillation stabilization time set by OSTS is set to OSTC after STOP mode is released.

3. The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).



**Remark** fx: X1 clock oscillation frequency

# (2) Oscillation stabilization time select register (OSTS)

This register is used to select the X1 clock oscillation stabilization wait time when the STOP mode is released. When the X1 clock is selected as the CPU clock, the operation waits for the time set using OSTS after the STOP mode is released.

When the internal high-speed oscillation clock is selected as the CPU clock, confirm with OSTC that the desired oscillation stabilization time has elapsed after the STOP mode is released. The oscillation stabilization time can be checked up to the time set using OSTC.

OSTS can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 07H.

#### Figure 18-2. Format of Oscillation Stabilization Time Select Register (OSTS)

Address: FFFA3H After reset: 07H R/W

S C

Symbol	7	6	5	4	3	2	1	0
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0


OSTS2	OSTS1	OSTS0	Oscillation stabilization time selection				
				fx = 10 MHz	fx = 20 MHz		
0	0	0	2 ⁸ /fx	25.6 μs	Setting prohibited		
0	0	1	2 ⁹ /fx	51.2 <i>μ</i> s	25.6 <i>µ</i> s		
0	1	0	2 ¹⁰ /fx	102.4 <i>μ</i> s	51.2 <i>μ</i> s		
0	1	1	2 ¹¹ /fx	204.8 <i>µ</i> s	102.4 <i>µ</i> s		
1	0	0	2 ¹³ /fx	819.2 <i>µ</i> s	409.6 <i>µ</i> s		
1	0	1	2 ¹⁵ /fx	3.27 ms	1.64 ms		
1	1	0	2 ¹⁷ /fx	13.11 ms	6.55 ms		
1	1	1	2 ¹⁸ /fx	26.21 ms	13.11 ms		

Cautions 1. To set the STOP mode when the X1 clock is used as the CPU clock, set OSTS before executing the STOP instruction.

- 2. Setting the oscillation stabilization time to 20  $\mu$ s or less is prohibited.
- 3. Before changing the setting of the OSTS register, confirm that the count operation of the OSTC register is completed.
- 4. Do not change the value of the OSTS register during the X1 clock oscillation stabilization time.
- 5. The oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS. If the STOP mode is entered and then released while the internal high-speed oscillation clock is being used as the CPU clock, set the oscillation stabilization time as follows.

• Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS Note, therefore, that only the status up to the oscillation stabilization time set by OSTS is set to OSTC after STOP mode is released.

6. The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).



**Remark** fx: X1 clock oscillation frequency

# **18.2 Standby Function Operation**

# 18.2.1 HALT mode

# (1) HALT mode

The HALT mode is set by executing the HALT instruction. HALT mode can be set regardless of whether the CPU clock before the setting was the high-speed system clock, internal high-speed oscillation clock, 20 MHz internal high-speed oscillation clock, or subsystem clock.

The operating statuses in the HALT mode are shown below.

	HALT Mode	Setting	When HALT Instruction Is	s Executed While CPU Is Operat	ing on Main System Clock		
Item			When CPU Is Operating on Internal High-Speed Oscillation Clock (fiн) or 20 MHz Internal High-Speed Oscillation Clock (fiH20)	When CPU Is Operating on	When CPU Is Operating on External Main System Clock (f _{Ex} )		
System clock			Clock supply to the CPU is stopped				
Main system clock fill, fill20		fін, fін20	Operation continues (cannot be stopped) Status before HALT mode was set is retained				
		fx	Status before HALT mode was set is retained	Operation continues (cannot be stopped)	Cannot operate		
		fex		Cannot operate	Operation continues (cannot be stopped)		
	Subsystem clock	fхт		Status before HALT mode was	set is retained		
fı∟			Set by bits 0 (WDSTBYON) and 4 (WTON) of option byte (000C0H) • WTON = 0: Stops • WTON = 1 and WDSTBYON = 1: Oscillates • WTON = 1 and WDSTBYON = 0: Stops				
CPU			Operation stopped				
Flash memory			Operation stopped				
RAM			The value is retained				
Port (latch)			Status before HALT mode was set is retained				
Timer array unit TAUS			Operable				
Re	al-time counter (RTC	;)					
Watchdog timer			Set by bits 0 (WDSTBYON) and 4 (WTON) of option byte (000C0H) • WTON = 0: Stops • WTON = 1 and WDSTBYON = 1: Operates • WTON = 1 and WDSTBYON = 0: Stops				
Cl	ock output/buzzer out	put ^{Note}	Operable				
A/	D converter						
Programmable gain amplifier							
Comparator							
Serial array unit (SAU)							
Serial interface (IICA) Note		te					
Multiplier/divider							
DMA controller			]				
Power-on-clear function							
Low-voltage detection function							
External interrupt							
Key interrupt function							

Table 18-1.	Operating	Statuses	in HALT	Mode (1/2)
-------------	-----------	----------	---------	------------

Note This is not mounted onto 44-pin products of the 78K0R/KC3-L.

Remark fil: Internal high-speed oscillation clock

- fiH20: 20 MHz internal high-speed oscillation clock
- fx: X1 clock
- fex: External main system clock
- fxT: XT1 clock
- fil: Internal low-speed oscillation clock

HALT Mod	e Setting	When HALT Instruction Is Executed While CPU Is Operating on Subsystem Clock				
Item		When CPU Is Operating on XT1 Clock (fxr)				
System clock		Clock supply to the CPU is stopped				
Main system clock	fiн, fiн20	Status before HALT mode was set is retained				
	fx					
	fex					
Subsystem clock	fхт	Operation continues (cannot be stopped)				
fiL		Set by bits 0 (WDSTBYON) and 4 (WTON) of option byte (000C0H) • WTON = 0: Stops • WTON = 1 and WDSTBYON = 1: Oscillates • WTON = 1 and WDSTBYON = 0: Stops				
CPU		Operation stopped				
Flash memory		Operation stopped (wait state in low-current consumption mode)				
RAM		The value is retained				
Port (latch)		Status before HALT mode was set is retained				
Timer array unit TAUS		Operable				
Real-time counter (RTC)						
Watchdog timer		Set by bits 0 (WDSTBYON) and 4 (WTON) of option byte (000C0H) • WTON = 0: Stops • WTON = 1 and WDSTBYON = 1: Operates • WTON = 1 and WDSTBYON = 0: Stops				
Clock output/buzzer output Note		Operable				
A/D converter		Cannot operate				
Programmable gain am	plifier	Operable				
Comparator						
Serial array unit (SAU)						
Serial interface (IICA) [№]	te	Cannot operate				
Multiplier/divider		Operable				
DMA controller						
Power-on-clear function	1					
Low-voltage detection f	unction					
External interrupt						
Key interrupt function						

Table 18-1.	Operating Statuses in HALT Mode (2/	2)
-------------	-------------------------------------	----

Note This is not mounted onto 44-pin products of the 78K0R/KC3-L.

Remark file: Internal high-speed oscillation clock


- fiH20: 20 MHz internal high-speed oscillation clock
- fx: X1 clock
- fex: External main system clock
- fxT: XT1 clock
- fiL: Internal low-speed oscillation clock


# (2) HALT mode release

The HALT mode can be released by the following two sources.

# (a) Release by unmasked interrupt request

When an unmasked interrupt request is generated, the HALT mode is released. If interrupt acknowledgment is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgment is disabled, the next address instruction is executed.






**Remark** The broken lines indicate the case when the interrupt request which has released the standby mode is acknowledged.


#### (b) Release by reset signal generation

When the reset signal is generated, HALT mode is released, and then, as in the case with a normal reset operation, the program is executed after branching to the reset vector address.

















## 18.2.2 STOP mode

#### (1) STOP mode setting and operating statuses

The STOP mode is set by executing the STOP instruction, and it can be set only when the CPU clock before the setting was the internal high-speed oscillation clock, X1 clock, or external main system clock.

- Cautions 1. Because the interrupt request signal is used to clear the standby mode, if there is an interrupt source with the interrupt request flag set and the interrupt mask flag reset, the standby mode is immediately cleared if set. Thus, the STOP mode is reset to the HALT mode immediately after execution of the STOP instruction and the system returns to the operating mode as soon as the wait time set using the oscillation stabilization time select register (OSTS) has elapsed.
  - 2. The STOP instruction cannot be executed when the CPU operates on the 20 MHz internal high-speed oscillation clock. Be sure to execute the STOP instruction after shifting to internal high-speed oscillation clock operation.

The operating statuses in the STOP mode are shown below.

STOP Mode Setting		e Setting	When STOP Instruction Is	Executed While CPU Is Operation	ing on Main System Clock		
Item			When CPU Is Operating on Internal High-Speed Oscillation Clock (f⊮)	When CPU Is Operating on X1 Clock (fx)	When CPU Is Operating on External Main System Clock (fex)		
Sy	stem clock		Clock supply to the CPU is stop	ped			
	Main system clock	fін	Stopped				
		fx					
		fex					
	Subsystem clock	fхт	Status before STOP mode was	set is retained			
fiL			Set by bits 0 (WDSTBYON) and 4 (WTON) of option byte (000C0H) • WTON = 0: Stops • WTON = 1 and WDSTBYON = 1: Oscillates • WTON = 1 and WDSTBYON = 0: Stops				
CF	ับ		Operation stopped				
Fla	ash memory		Operation stopped				
RA	M		The value is retained				
Pc	ort (latch)		Status before STOP mode was set is retained				
Tir	mer array unit TAUS		Operation disabled				
Re	al-time counter (RTC	;)	Operable				
Watchdog timer			Set by bits 0 (WDSTBYON) and 4 (WTON) of option byte (000C0H) • WTON = 0: Stops • WTON = 1 and WDSTBYON = 1: Operates • WTON = 1 and WDSTBYON = 0: Stops				
Cl	ock output/buzzer out	put ^{Note}	Operable only when subsystem clock is selected as the count clock				
A/	D converter		Operation disabled				
Pr	ogrammable gain am	plifier					
Сс	omparator						
Serial array unit (SAU)							
Se	rial interface (IICA) [№]	ite	Wakeup by address match operable				
М	ultiplier/divider		Operation disabled				
DMA controller							
Pc	wer-on-clear function	1	Operable				
Lo	w-voltage detection f	unction					
Ex	ternal interrupt						
Ke	y interrupt function						

Table 18-2.	Operating	Statuses	in	STOP	Mode
	operating	Oluluses		0101	mouc

Note This is not mounted onto 44-pin products of the 78K0R/KC3-L.

Remark file: Internal high-speed oscillation clock

- fx: X1 clock
- fex: External main system clock
- fxT: XT1 clock
- fil: Internal low-speed oscillation clock

- Cautions 1. To use the peripheral hardware that stops operation in the STOP mode, and the peripheral hardware for which the clock that stops oscillating in the STOP mode after the STOP mode is released, restart the peripheral hardware.
  - 2. To stop the internal low-speed oscillation clock in the STOP mode, use an option byte to stop the watchdog timer operation in the HALT/STOP mode (bit 0 (WDSTBYON) of 000C0H = 0), and then execute the STOP instruction.
  - 3. To shorten oscillation stabilization time after the STOP mode is released when the CPU operates with the high-speed system clock (X1 oscillation), temporarily switch the CPU clock to the internal high-speed oscillation clock before the next execution of the STOP instruction. Before changing the CPU clock from the internal high-speed oscillation clock to the high-speed system clock (X1 oscillation) after the STOP mode is released, check the oscillation stabilization time with the oscillation stabilization time counter status register (OSTC).
  - 4. The STOP instruction cannot be executed when the CPU operates on the 20 MHz internal highspeed oscillation clock. Be sure to execute the STOP instruction after shifting to internal highspeed oscillation clock operation.


### (2) STOP mode release

The STOP mode can be released by the following two sources.

### (a) Release by unmasked interrupt request

When an unmasked interrupt request is generated, the STOP mode is released. After the oscillation stabilization time has elapsed, if interrupt acknowledgment is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgment is disabled, the next address instruction is executed.

### Figure 18-5. STOP Mode Release by Interrupt Request Generation (1/2)



(1) When high-speed system clock (X1 oscillation) is used as CPU clock

Oscillation stabilization time (set by OSTS)


**Remark** The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.

### Figure 18-5. STOP Mode Release by Interrupt Request Generation (2/2)

#### Interrupt request STOP instruction Standby release signal Supply of the clock is stopped - - - -Normal operation Normal operation Wait (high-speed system clock) (high-speed system clock) (about 23.3 to 30.7 μs) STOP mode (2 clocks) Status of CPU High-speed Oscillation stopped Oscillates Oscillates system clock (external clock input)

### (2) When high-speed system clock (external clock input) is used as CPU clock


### (3) When internal high-speed oscillation clock is used as CPU clock



**Remark** The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.


### (b) Release by reset signal generation


When the reset signal is generated, STOP mode is released, and then, as in the case with a normal reset operation, the program is executed after branching to the reset vector address.



# Figure 18-6. STOP Mode Release by Reset

#### (2) When internal high-speed oscillation clock is used as CPU clock





### **CHAPTER 19 RESET FUNCTION**

The following five operations are available to generate a reset signal.

- (1) External reset input via RESET pin
- (2) Internal reset by watchdog timer program loop detection
- (3) Internal reset by comparison of supply voltage and detection voltage of power-on-clear (POC) circuit
- (4) Internal reset by comparison of supply voltage of the low-voltage detector (LVI) or input voltage (EXLVI) from external input pin, and detection voltage
- (5) Internal reset by execution of illegal instruction^{Note}

External and internal resets start program execution from the address at 0000H and 0001H when the reset signal is generated.

A reset is effected when a low level is input to the RESET pin, the watchdog timer overflows, or by POC and LVI circuit voltage detection or execution of illegal instruction^{Note}, and each item of hardware is set to the status shown in Tables 19-1 and 19-2. Each pin is high impedance during reset signal generation or during the oscillation stabilization time just after a reset release, except for P140, which is low-level output.

When a low level is input to the  $\overrightarrow{RESET}$  pin, the device is reset. It is released from the reset status when a high level is input to the  $\overrightarrow{RESET}$  pin and program execution is started with the internal high-speed oscillation clock after reset processing. A reset by the watchdog timer is automatically released, and program execution starts using the internal high-speed oscillation clock (see **Figures 19-2** to **19-4**) after reset processing. Reset by POC and LVI circuit power supply detection is automatically released when  $V_{DD} \ge V_{POR}$  or  $V_{DD} \ge V_{LVI}$  after the reset, and program execution starts using the internal high-speed oscillation clock (see **CHAPTER 20 POWER-ON-CLEAR CIRCUIT** and **CHAPTER 21 LOW-VOLTAGE DETECTOR**) after reset processing.


Note The illegal instruction is generated when instruction code FFH is executed. Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

#### Cautions 1. For an external reset, input a low level for 10 $\mu$ s or more to the RESET pin.

- (To perform an external reset upon power application, a low level of at least 10  $\mu$ s must be continued during the period in which the supply voltage is within the operating range (VDD  $\geq$  1.8 V).)
- During reset input, the X1 clock, XT1 clock, internal high-speed oscillation clock, and internal low-speed oscillation clock stop oscillating. External main system clock input becomes invalid.
- 3. When the STOP mode is released by a reset, the RAM contents in the STOP mode are held during reset input.
- 4. When reset is effected, port pin P140 is set to low-level output and other port pins become high-impedance, because each SFR and 2nd SFR are initialized.

Remark VPOR: POC power supply rise detection voltage

# Figure 19-1. Block Diagram of Reset Function



Caution An LVI circuit internal reset does not reset the LVI circuit.

Remarks 1. LVIM: Low-voltage detection register

2. LVIS: Low-voltage detection level select register





Figure 19-2. Timing of Reset by RESET Input





- Notes 1. P140 pin is not mounted onto 44-pin products of the 78K0R/KC3-L.
  - 2. When P140 is set to high-level output before reset is effected, the output signal of P140 can be dummy-output as a reset signal to an external device, because P140 outputs a low level when reset is effected. To release a reset signal to an external device, set P140 to high-level output by software.

Caution A watchdog timer internal reset resets the watchdog timer.




Figure 19-4. Timing of Reset in STOP Mode by RESET Input

- Notes 1. P140 pin is not mounted onto 44-pin products of the 78K0R/KC3-L.
  - 2. Set P140 to high-level output by software. When P140 is set to high-level output before reset is effected, the output signal of P140 can be dummy-output as a reset signal to an external device, because P140 outputs a low level when reset is effected. To release a reset signal to an external device, set P140 to high-level output by software.
- **Remark** For the reset timing of the power-on-clear circuit and low-voltage detector, see **CHAPTER 20 POWER-ON-CLEAR CIRCUIT** and **CHAPTER 21 LOW-VOLTAGE DETECTOR**.

	Item		During Reset Period			
System clock			Clock supply to the CPU is stopped.			
Main system clock fill		fін	Operation stopped			
		fx	Operation stopped (X1 and X2 pins are input port mode)			
		fex	Clock input invalid (pin is input port mode)			
	Subsystem clock	fхт	Operation stopped (XT1 and XT2 pins are input port mode)			
	fı∟		Operation stopped			
CF	٥U					
Fla	ash memory					
RA	AM		Operation stopped (The value, however, is retained when the voltage is at least the power-on- clear detection voltage.)			
Po	ort (latch)		Set P140 to low-level output. The port pins except for P140 become high impedance.			
Tir	mer array unit TAUS		Operation stopped			
Re	eal-time counter (RTC	;)				
w	atchdog timer					
CI	ock output/buzzer out	put ^{Note}				
A/	D converter					
Pr	ogrammable gain am	plifier				
Сс	omparator					
Se	erial array unit (SAU)					
Serial interface (IICA) Note						
Multiplier/divider						
DMA controller						
Po	wer-on-clear function	1	Detection operation possible			
Lo	w-voltage detection f	unction	Operation stopped (however, operation continues at LVI reset)			
Ex	ternal interrupt		Operation stopped			
Ke	ey interrupt function					

### Table 19-1. Operation Statuses During Reset Period

Note This is not mounted onto 44-pin products of the 78K0R/KC3-L.

Remark fin: Internal high-speed oscillation clock

- fx: X1 oscillation clock
- fex: External main system clock
- fxT: XT1 oscillation clock
- fil: Internal low-speed oscillation clock

	Hardware	After Reset Acknowledgment ^{Note 1}					
Program counter (P	The contents of the reset vector table (0000H, 0001H) are set.						
Stack pointer (SP)		Undefined					
Program status word	Program status word (PSW)						
RAM	Data memory	Undefined ^{Note 2}					
	General-purpose registers	Undefined ^{Note 2}					
Port registers (P0 to	P8, P12, P14, P15) (output latches)	00H					
Port mode registers	PM0 to PM8, PM12, PM15	FFH					
	PM14	FEH					
Port input mode regi	sters 3, 7, 8 (PIM3, PIM7, PIM8)	00H					
Port output mode reg	gisters 3, 7 (POM3, POM7)	00H					
Pull-up resistor optic	00H						
Clock operation mod	00H						
Clock operation state	СОН						
System clock contro	09H						
20 MHz internal high	00H						
Oscillation stabilizati	00H						
Oscillation stabilizati	07H						
Noise filter enable re	00H						
Peripheral enable re	gisters 0, 1, 2 (PER0, PER1, PER2)	00H					
Operation speed mo	de control register (OSMC)	00H					
Timer array unit (TAUS)	Timer data registers 00, 01, 02, 03, 04, 05, 06, 07 (TDR00, TDR01, TDR02, TDR03, TDR04, TDR05, TDR06, TDR07)	0000H					
	Timer mode registers 00, 01, 02, 03, 04, 05, 06, 07 (TMR00, TMR01, TMR02, TMR03, TMR04, TMR05, TMR06, TMR07)	0000H					
	Timer status registers 00, 01, 02, 03, 04, 05, 06, 07 (TSR00, TSR01, TSR02, TSR03, TSR04, TSR05, TSR06, TSR07)	0000H					
	Timer input select register 0 (TIS0)	00H					
	Timer counter registers 00, 01, 02, 03, 04, 05, 06, 07 (TCR00, TCR01, TCR02, TCR03, TCR04, TCR05, TCR06, TCR07)	FFFH					
	Timer channel enable status register 0 (TE0)	0000H					
	Timer channel start trigger register 0 (TS0)	0000H					
	Timer channel stop trigger register 0 (TT0)	0000H					
	Timer clock select register 0 (TPS0)	0000H					
	Timer channel output register 0 (TO0)	0000H					
	Timer channel output enable register 0 (TOE0)	0000H					
	Timer channel output level register 0 (TOL0)	0000H					
	Timer channel output mode register 0 (TOM0)	0000H					

### Table 19-2. Hardware Statuses After Reset Acknowledgment (1/4)

**Notes 1.** During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.

2. When a reset is executed in the standby mode, the pre-reset status is held even after reset.

Remark The special function register (SFR) mounted depend on the product. See 3.2.4 Special function registers (SFRs) and 3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers).

	Hardware	Status After Reset Acknowledgment ^{Note 1}
Real-time counter	Sub-count register (RSUBC)	0000H
	Second count register (SEC)	00H
	Minute count register (MIN)	00H
	Hour count register (HOUR)	12H
	Week count register (WEEK)	00H
	Day count register (DAY)	01H
	Month count register (MONTH)	01H
	Year count register (YEAR)	00H
	Watch error correction register (SUBCUD)	00H
	Alarm minute register (ALARMWM)	00H
	Alarm hour register (ALARMWH)	12H
	Alarm week register ALARMWW)	00H
	Control register 0 (RTCC0)	00H
	Control register 1 (RTCC1)	00H
	Control register 2 (RTCC2)	00H
Clock output/buzzer	Clock output select registers 0, 1 (CKS0, CKS1)	00H
output controller		
Watchdog timer	Enable register (WDTE)	1AH/9AH ^{Note 2}
A/D converter	10-bit A/D conversion result register (ADCR)	0000H
	8-bit A/D conversion result register (ADCRH)	00H
	Mode register (ADM)	00H
	Analog input channel specification register (ADS)	00H
	A/D port configuration register (ADPC)	10H
Serial array unit (SAU)	Serial data registers 00, 01, 02, 03 (SDR00, SDR01, SDR02, SDR03)	0000H
	Serial status registers 00, 01, 02, 03 (SSR00, SSR01, SSR02, SSR03)	0000H
	Serial flag clear trigger registers 00, 01, 02, 03 (SIR00, SIR01, SIR02, SIR03)	0000H
	Serial mode registers 00, 01, 02, 03 (SMR00, SMR01, SMR02, SMR03)	0020H
	Serial communication operation setting registers 00, 01, 02, 03 (SCR00, SCR01, SCR02, SCR03)	0087H
	Serial channel enable status register 0 (SE0)	0000H
	Serial channel start trigger register 0 (SS0)	0000H
	Serial channel stop trigger register 0 (ST0)	0000H
	Serial clock select register 0 (SPS0)	0000H
	Serial output register 0 (SO0)	0F0FH
	Serial output enable register 0 (SOE0)	0000H
	Input switch control register (ISC)	00H

Table 19-2. Hardware Statuses After Reset Acknowledgment (2/4)	Table 19-2.	Hardware Statuses	s After Reset	Acknowledgment (	(2/4)
----------------------------------------------------------------	-------------	-------------------	---------------	------------------	-------

**Notes 1.** During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.

2. The reset value of WDTE is determined by the option byte setting.

Remark The special function register (SFR) mounted depend on the product. See 3.2.4 Special function registers (SFRs) and 3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers).

	Hardware	Status After Reset Acknowledgment ^{Note 1}
Serial interface IICA	IICA shift register (IICA)	00H
	IICA status register (IICS)	00H
	IICA flag register (IICF)	00H
	IICA control register 0 (IICTL0)	00H
	IICA control register 1 (IICTL1)	00H
	IICA low-level width setting register (IICWL)	FFH
	IICA high-level width setting register (IICWH)	FFH
	Slave address register (SVA)	00H
Multiplier/divider	Multiplication/division data register A (L) (MDAL)	0000H
	Multiplication/division data register A (H) (MDAH)	0000H
	Multiplication/division data register B (L) (MDBL)	0000H
	Multiplication/division data register B (H) (MDBH)	0000H
	Multiplication/division data register C (L) (MDCL)	0000H
	Multiplication/division data register C (H) (MDCH)	0000H
	Multiplication/division control register (MDUC)	00H
Key interrupt	Key return mode register (KRM)	00H
Reset function	Reset control flag register (RESF)	Undefined ^{Note 2}
Low-voltage detector	Low-voltage detection register (LVIM)	00H ^{Note 3}
	Low-voltage detection level select register (LVIS)	0EH ^{Note 2}
DMA controller	SFR address registers 0, 1 (DSA0, DSA1)	00H
	RAM address registers 0L, 0H, 1L, 1H (DRA0L, DRA0H, DRA1L, DRA1H)	00H
	Byte count registers 0L, 0H, 1L, 1H (DBC0L, DBC0H, DBC1L, DBC1H)	00H
	Mode control registers 0, 1 (DMC0, DMC1)	00H
	Operation control registers 0, 1 (DRC0, DRC1)	00H

Table 19-2. Hardware Statuses After Reset Acknowledgment (3/4)

**Notes 1.** During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.

2. These values vary depending on the reset source.

Register	Reset Source	RESET Input	Reset by POC	Reset by Execution of Illegal Instruction	Reset by WDT	Reset by LVI
RESF	TRAP bit	Cleared (0)	Cleared (0)	Set (1)	Held	Held
	WDRF bit			Held	Set (1)	Held
	LVIRF bit			Held	Held	Set (1)
LVIS		Cleared (0EH)	Cleared (0EH)	Cleared (0EH)	Cleared (0EH)	Held

3. This value varies depending on the reset source and the option byte.

Remark The special function register (SFR) mounted depend on the product. See 3.2.4 Special function registers (SFRs) and 3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers).

	Hardware					
Interrupt	nterrupt Request flag registers 0L, 0H, 1L, 1H, 2L (IF0L, IF0H, IF1L, IF1H, IF2L)					
	Mask flag registers 0L, 0H, 1L, 1H, 2L (MK0L, MK0H, MK1L, MK1H, MK2L)	FFH				
	Priority specification flag registers 00L, 00H, 01L, 01H, 02L, 10L, 10H, 11L, 11H, 12L (PR00L, PR00H, PR01L, PR01H, PR10L, PR10H, PR11L, PR11H, PR02L, PR12L)	FFH				
	External interrupt rising edge enable register 0 (EGP0)	00H				
	External interrupt falling edge enable register 0 (EGN0)	00H				
Programmable gain amplifier	Programmable gain amplifier control register (OAM)	00H				
Comparator	Comparator 0 control register (C0CTL)	00H				
	Comparator 0 internal reference voltage setting register (C0RVM)	00H				
	Comparator 1 control register (C1CTL)	00H				
	Comparator 1 internal reference voltage setting register (C1RVM)	00H				

Table 19-2.	Hardware	Statuses	After	Reset	Acknowledgment (4/4)
-------------	----------	----------	-------	-------	----------------------

- **Note** During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.
- Remark The special function register (SFR) mounted depend on the product. See 3.2.4 Special function registers (SFRs) and 3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers).

# 19.1 Register for Confirming Reset Source

Many internal reset generation sources exist in the 78K0R/Kx3-L. The reset control flag register (RESF) is used to store which source has generated the reset request.

RESF can be read by an 8-bit memory manipulation instruction.

RESET input, reset by power-on-clear (POC) circuit, and reading RESF clear TRAP, WDRF, and LVIRF.

# Figure 19-5. Format of Reset Control Flag Register (RESF)

Address: FFFA8H After reset: Undefined R

Symbol	7	6	5	4	3	2	1	0
RESF	TRAP ^{Note 1}	Undefined	Undefined	WDRF ^{Note 1}	Undefined	Undefined	Undefined	LVIRF ^{Note 1}

TRAP	Internal reset request by execution of illegal instruction ^{Note 2}
0	Internal reset request is not generated, or RESF is cleared.
1	Internal reset request is generated.

WDRF	Internal reset request by watchdog timer (WDT)				
0	nternal reset request is not generated, or RESF is cleared.				
1	Internal reset request is generated.				

LVIRF	Internal reset request by low-voltage detector (LVI)						
0	nternal reset request is not generated, or RESF is cleared.						
1	Internal reset request is generated.						

**Notes 1.** The value after reset varies depending on the reset source.

 The illegal instruction is generated when instruction code FFH is executed. Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

Cautions 1. Do not read data by a 1-bit memory manipulation instruction.

- 2. Do not make a judgment based on only the read value of the RESF register 8-bit data, because bits other than TRAP, WDRF, and LVIRF become undefined.
- 3. When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, LVIRF flag may become 1 from the beginning depending on the power-on waveform.

The status of RESF when a reset request is generated is shown in Table 19-3.

Reset Source Flag	RESET Input	Reset by POC	Reset by Execution of Illegal Instruction	Reset by WDT	Reset by LVI
TRAP	Cleared (0)	Cleared (0)	Set (1)	Held	Held
WDRF			Held	Set (1)	Held
LVIRF			Held	Held	Set (1)

 Table 19-3.
 RESF Status When Reset Request Is Generated

# CHAPTER 20 POWER-ON-CLEAR CIRCUIT

# 20.1 Functions of Power-on-Clear Circuit

The power-on-clear circuit (POC) has the following functions.

Generates internal reset signal at power on.
 The reset signal is released when the supply voltage (VDD) exceeds 1.61 V ±0.09 V^{Note}.

# Caution If the low-voltage detector (LVI) is set to ON by an option byte by default, the reset signal is not released until the supply voltage (V_{DD}) exceeds 2.07 V ±0.2 V^{Note}.


- Compares supply voltage (V_{DD}) and detection voltage (V_{PDR} = 1.59 V ±0.09 V^{Note}), generates internal reset signal when V_{DD} < V_{PDR}.
  - **Note** These are preliminary values and subject to change.
  - Caution If an internal reset signal is generated in the POC circuit, TRAP, WDRF, and LVIRF of the reset control flag register (RESF) is cleared.
  - **Remark** This product incorporates multiple hardware functions that generate an internal reset signal. A flag that indicates the reset source is located in the reset control flag register (RESF) for when an internal reset signal is generated by the watchdog timer (WDT), low-voltage-detector (LVI), or illegal instruction execution. RESF is not cleared to 00H and the flag is set to 1 when an internal reset signal is generated by WDT or LVI.

For details of RESF, see CHAPTER 19 RESET FUNCTION.

# 20.2 Configuration of Power-on-Clear Circuit

The block diagram of the power-on-clear circuit is shown in Figure 20-1.





### 20.3 Operation of Power-on-Clear Circuit

An internal reset signal is generated on power application. When the supply voltage (V_{DD}) exceeds the detection voltage (V_{PDR} = 1.61 V ±0.09 V^{Note}), the reset status is released.


# Caution If the low-voltage detector (LVI) is set to ON by an option byte by default, the reset signal is not released until the supply voltage (V_{DD}) exceeds 2.07 V ±0.2 V^{Note}.

• The supply voltage (V_{DD}) and detection voltage (V_{PDR} = 1.59 V ±0.09 V^{Note}) are compared. When V_{DD} < V_{PDR}, the internal reset signal is generated.

Note These are preliminary values and subject to change.

The timing of generation of the internal reset signal by the power-on-clear circuit and low-voltage detector is shown below.

Figure 20-2. Timing of Generation of Internal Reset Signal by Power-on-Clear Circuit and Low-Voltage Detector (1/2)



### (1) When LVI is OFF upon power application (option byte: LVIOFF = 1)


- **Notes 1.** The operation guaranteed range is  $1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}$ . To make the state at lower than 1.8 V reset state when the supply voltage falls, use the reset function of the low-voltage detector, or input the low level to the  $\overline{\text{RESET}}$  pin.
  - **2.** If the rate at which the voltage rises to 1.8 V after power application is slower than 0.5 V/ms (MIN.), input a low level to the  $\overrightarrow{\text{RESET}}$  pin before the voltage reaches to 1.8 V, or set LVI to ON by default by using an option byte (option byte: LVIOFF = 0).
  - **3.** The reset processing time, such as when waiting for internal voltage stabilization, includes the oscillation accuracy stabilization time of the internal high-speed oscillation clock.
  - 4. The internal reset processing time includes the oscillation accuracy stabilization time of the internal high-speed oscillation clock.
  - 5. The internal high-speed oscillation clock and a high-speed system clock or subsystem clock can be selected as the CPU clock. To use the X1 clock, use the OSTC register to confirm the lapse of the oscillation stabilization time. To use the XT1 clock, use the timer function for confirmation of the lapse of the stabilization time.
  - 6. This is a preliminary value and subject to change.


# Caution Set the low-voltage detector by software after the reset status is released (see CHAPTER 21 LOW-VOLTAGE DETECTOR).

**Remark** VLVI: LVI detection voltage

VPOR: POC power supply rise detection voltage

VPDR: POC power supply fall detection voltage





#### (2) When LVI is ON upon power application (option byte: LVIOFF = 0)

- **Notes 1.** The operation guaranteed range is  $1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}$ . To make the state at lower than 1.8 V reset state when the supply voltage falls, use the reset function of the low-voltage detector, or input the low level to the  $\overline{\text{RESET}}$  pin.
  - 2. The internal high-speed oscillation clock and a high-speed system clock or subsystem clock can be selected as the CPU clock. To use the X1 clock, use the OSTC register to confirm the lapse of the oscillation stabilization time. To use the XT1 clock, use the timer function for confirmation of the lapse of the stabilization time.
  - 3. These are preliminary values and subject to change.
  - 4. The internal reset processing time includes the oscillation accuracy stabilization time of the internal high-speed oscillation clock.
  - 5. The following times are required between reaching the POC detection voltage (1.61 V (TYP.)) and starting normal operation.
    - When the time to reach 2.07 V (TYP.) from 1.61 V (TYP.) is less than 5.8 ms:
      - A POC processing time of about 2.1 to 6.2 ms is required between reaching 1.61 V (TYP.) and starting normal operation.
    - When the time to reach 2.07 V (TYP.) from 1.61 V (TYP.) is greater than 5.8 ms:
       A reset processing time of about 195 to 322 μs is required between reaching 2.07 V (TYP.) and starting normal operation.

# Caution Set the low-voltage detector by software after the reset status is released (see CHAPTER 21 LOW-VOLTAGE DETECTOR).

- Remark VLVI: LVI detection voltage
  - VPOR: POC power supply rise detection voltage
  - VPDR: POC power supply fall detection voltage

### 20.4 Cautions for Power-on-Clear Circuit


In a system where the supply voltage (VDD) fluctuates for a certain period in the vicinity of the POC detection voltage (VPOR, VPDR), the system may be repeatedly reset and released from the reset status. In this case, the time from release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking the following action.


<Action>

After releasing the reset signal, wait for the supply voltage fluctuation period of each system by means of a software counter that uses a timer, and then initialize the ports.

### Figure 20-3. Example of Software Processing After Reset Release (1/2)

• If supply voltage fluctuation is 50 ms or less in vicinity of POC detection voltage






**Remark** n = 0 to 7



Checking reset source



Note The illegal instruction is generated when instruction code FFH is executed. Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

# CHAPTER 21 LOW-VOLTAGE DETECTOR

# 21.1 Functions of Low-Voltage Detector

The low-voltage detector (LVI) has the following functions.

- The LVI circuit compares the supply voltage (V_{DD}) with the detection voltage (V_{LVI}) or the input voltage from an external input pin (EXLVI) with the detection voltage (V_{EXLVI} = 1.21 V ±0.1 V^{Note}), and generates an internal reset or internal interrupt signal.
- The low-voltage detector (LVI) can be set to ON by an option byte by default. If it is set to ON to raise the power supply from the POC detection voltage (V_{POR} = 1.61 V (TYP.)) or lower, the internal reset signal is generated when the supply voltage (V_{DD}) < detection voltage (V_{LVI} = 2.07 V ±0.2 V^{Note}). After that, the internal reset signal is generated when the supply voltage (V_{DD}) < detection voltage (V_{LVI} = 2.07 V ±0.2 V^{Note}).
- The supply voltage (VDD) or the input voltage from the external input pin (EXLVI) can be selected to be detected by software.
- A reset or an interrupt can be selected to be generated after detection by software.
- Detection levels (VLVI,16 levels) of supply voltage can be changed by software.
- Operable in STOP mode.

**Note** This is a preliminary value and subject to change.

The reset and interrupt signals are generated as follows depending on selection by software.

	on of Supply Voltage (V⊳⊳) EL = 0)	Selection Level Detection of Input Voltage from External Input Pin (EXLVI) (LVISEL = 1)		
Selects reset (LVIMD = 1).	Selects interrupt (LVIMD = 0).	Selects reset (LVIMD = 1).	Selects interrupt (LVIMD = 0).	
Generates an internal reset signal when $V_{DD} < V_{LVI}$ and releases the reset signal when $V_{DD} \ge V_{LVI}$ .	Generates an internal interrupt signal when $V_{DD}$ drops lower than $V_{LVI}$ ( $V_{DD} < V_{LVI}$ ) or when $V_{DD}$ becomes $V_{LVI}$ or higher ( $V_{DD} \ge V_{LVI}$ ).	Generates an internal reset signal when EXLVI < $V_{EXLVI}$ and releases the reset signal when EXLVI $\geq V_{EXLVI}$ .	Generates an internal interrupt signal when EXLVI drops lower than $V_{EXLVI}$ (EXLVI < $V_{EXLVI}$ ) or when EXLVI becomes $V_{EXLVI}$ or higher (EXLVI $\geq V_{EXLVI}$ ).	


Remark LVISEL: Bit 2 of low-voltage detection register (LVIM) LVIMD: Bit 1 of LVIM

While the low-voltage detector is operating, whether the supply voltage or the input voltage from an external input pin is more than or less than the detection level can be checked by reading the low-voltage detection flag (LVIF: bit 0 of LVIM).

When the low-voltage detector is used to reset, bit 0 (LVIRF) of the reset control flag register (RESF) is set to 1 if reset occurs. For details of RESF, see **CHAPTER 19 RESET FUNCTION**.

# 21.2 Configuration of Low-Voltage Detector

The block diagram of the low-voltage detector is shown in Figure 21-1.



# Figure 21-1. Block Diagram of Low-Voltage Detector

# 21.3 Registers Controlling Low-Voltage Detector

The low-voltage detector is controlled by the following registers.

- Low-voltage detection register (LVIM)
- Low-voltage detection level select register (LVIS)
- Port mode register 12 (PM12)

### (1) Low-voltage detection register (LVIM)

This register sets low-voltage detection and the operation mode. This register can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

# Figure 21-2. Format of Low-Voltage Detection Register (LVIM)

Address:	FFFA9H	After reset: 00	H ^{Note 1} R/V	Note 2				
Symbol	<7>	6	5	4	3	<2>	<1>	<0>
LVIM	LVION	0	0	0	0	LVISEL	LVIMD	LVIF

LVION ^{Notes 3, 4}	Enables low-voltage detection operation
0	Disables operation
1	Enables operation

LVISEL ^{Note 3}	Voltage detection selection					
0	Detects level of supply voltage (VDD)					
1	Detects level of input voltage from external input pin (EXLVI)					

LVIMD	Low-voltage detection operation mode (interrupt/reset) selection
0	<ul> <li>LVISEL = 0: Generates an internal interrupt signal when the supply voltage (VDD) drops lower than the detection voltage (VLVI) (VDD &lt; VLVI) or when VDD becomes VLVI or higher (VDD ≥ VLVI).</li> </ul>
	<ul> <li>LVISEL = 1: Generates an interrupt signal when the input voltage from an external input pin (EXLVI) drops lower than the detection voltage (VEXLVI) (EXLVI &lt; VEXLVI) or when EXLVI becomes VEXLVI or higher (EXLVI ≥ VEXLVI).</li> </ul>
1	<ul> <li>LVISEL = 0: Generates an internal reset signal when the supply voltage (VDD) &lt; detection voltage (VLVI) and releases the reset signal when VDD ≥ VLVI.</li> </ul>
	<ul> <li>LVISEL = 1: Generates an internal reset signal when the input voltage from an external input pin (EXLVI) &lt; detection voltage (VEXLVI) and releases the reset signal when EXLVI ≥ VEXLVI.</li> </ul>

LVIF	Low-voltage detection flag
0	<ul> <li>LVISEL = 0: Supply voltage (V_{DD}) ≥ detection voltage (V_{LVI}), or when LVI operation is disabled</li> </ul>
	<ul> <li>LVISEL = 1: Input voltage from external input pin (EXLVI) ≥ detection voltage (V_{EXLVI}), or when LVI operation is disabled</li> </ul>
1	• LVISEL = 0: Supply voltage (V _{DD} ) < detection voltage (V _{LVI} )
	• LVISEL = 1: Input voltage from external input pin (EXLVI) < detection voltage (VEXLVI)

^{Notes 1. The reset value changes depending on the reset source and the setting of the option byte.} This register is not cleared (00H) by LVI reset. It is set to "82H" when a reset signal other than LVI is applied if option byte LVIOFF = 0, and to "00H" if option byte LVIOFF = 1.

- 2. Bit 0 is read-only.
- **3.** LVION, LVIMD, and LVISEL are cleared to 0 in the case of a reset other than an LVI reset. These are not cleared to 0 in the case of an LVI reset.

- Note 4. When LVION is set to 1, operation of the comparator in the LVI circuit is started. Use software to wait for the following periods of time, between when LVION is set to 1 and when the voltage is confirmed with LVIF.
  - Operation stabilization time (10 μs (MAX.))
  - Minimum pulse width (200 µs (MIN.))
  - Detection delay time (200 µs (MAX.))

The LVIF value for these periods may be set/cleared regardless of the voltage level, and can therefore not be used. Also, the LVIIF interrupt request flag may be set to 1 in these periods.

- Cautions 1. To stop LVI, follow either of the procedures below.
  - When using 8-bit memory manipulation instruction: Write 00H to LVIM.
  - When using 1-bit memory manipulation instruction: Clear LVION to 0.
  - 2. Input voltage from external input pin (EXLVI) must be EXLVI < VDD.
  - 3. When LVI is used in interrupt mode (LVIMD = 0) and LVISEL is set to 0, an interrupt request signal (INTLVI) that disables LVI operation (clears LVION) when the supply voltage (V_{DD}) is less than or equal to the detection voltage (V_{LVI}) (if LVISEL = 1, input voltage of external input pin (EXLVI) is less than or equal to the detection voltage (V_{EXLVI})) is generated and LVIIF may be set to 1.

### (2) Low-voltage detection level select register (LVIS)

This register selects the low-voltage detection level.

This register can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation input sets this register to 0EH.

### Figure 21-3. Format of Low-Voltage Detection Level Select Register (LVIS)

Symbol	7	6	5	4	3	2	1	0
LVIS	0	0	0	0	LVIS3	LVIS2	LVIS1	LVIS0
			I		11			
	LVIS3	LVIS2	LVIS1	LVIS0		Detecti	on level	
	0	0	0	0	VLVI0 (4.22 ±	0.1 V) ^{Note 2}		
	0	0	0	1	VLVI1 (4.07 ±	0.1 V) ^{Note 2}		
	0	0	1	0	$V_{LVI2}$ (3.92 $\pm$	0.1 V) ^{Note 2}		
	0	0	1	1	VLVI3 (3.76 ±	0.1 V) ^{Note 2}		
	0	1	0	0	VLVI4 (3.61 ±0.1 V) ^{Note 2}			
	0	1	0	1	VLVI5 (3.45 ±0.1 V) ^{Note 2}			
	0	1	1	0	$V_{LVI6} (3.30 \pm 0.1 \text{ V})^{Note 2}$			
	0	1	1	1	$V_{LVI7} (3.15 \pm 0.1 \text{ V})^{Note 2}$			
	1	0	0	0	VLVIB (2.99 ±0.1 V) ^{Note 2}			
	1	0	0	1	VLVI9 (2.84 ±0.1 V) ^{Note 2}			
	1	0	1	0	VLVI10 (2.68 ±0.1 V) ^{Note 2}			
	1	0	1	1	VLVI11 (2.53	±0.1 V) ^{Note 2}		
	1	1	0	0	VLVI12 (2.38	±0.1 V) ^{Note 2}		
	1	1	0	1	VLVI13 (2.22	±0.1 V) ^{Note 2}		
	1	1	1	0	VLVI14 (2.07 ±0.1 V) ^{Note 2}			
	1	1	1	1	VLVI15 (1.91 :	±0.1 V) ^{Note 2}		

Notes 1. The reset value changes depending on the reset source.

If the LVIS register is reset by LVI, it is not reset but holds the current value. The value of this register is reset to "0EH" if a reset other than by LVI is effected.

2. These are preliminary values and subject to change.

Caution 1. Be sure to clear bits 4 to 7 to "0".

### Cautions 2. Change the LVIS value with either of the following methods.

- When changing the value after stopping LVI
  - <1> Stop LVI (LVION = 0).
  - <2> Change the LVIS register.
  - <3> Set to the mode used as an interrupt (LVIMD = 0).
  - <4> Mask LVI interrupts (LVIMK = 1).
  - <5> Enable LVI operation (LVION = 1).
  - <6> Before cancelling the LVI interrupt mask (LVIMK = 0), clear it with software because an LVIIF flag may be set when LVI operation is enabled.
  - When changing the value after setting to the mode used as an interrupt (LVIMD = 0)
    - <1> Mask LVI interrupts (LVIMK = 1).
    - <2> Set to the mode used as an interrupt (LVIMD = 0).
    - <3> Change the LVIS register.
    - <4> Before cancelling the LVI interrupt mask (LVIMK = 0), clear it with software because an LVIIF flag may be set when the LVIS register is changed.
- 3. When an input voltage from the external input pin (EXLVI) is detected, the detection voltage (VEXLVI) is fixed. Therefore, setting of LVIS is not necessary.

# (3) Port mode register 12 (PM12)

When using the P120/EXLVI/INTP0 pin for external low-voltage detection potential input, set PM120 to 1. At this time, the output latch of P120 may be 0 or 1.

PM12 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to FFH.

### Figure 21-4. Format of Port Mode Register 12 (PM12)

Address:	FFF2CH	After reset: FF	H R/W					
Symbol	7	6	5	4	3	2	1	0
PM12	1	1	1	1	1	1	1	PM120

PM120	P120 pin I/O mode selection					
0	Output mode (output buffer on)					
1	Input mode (output buffer off)					

# 21.4 Operation of Low-Voltage Detector

The low-voltage detector can be used in the following two modes.

### (1) Used as reset (LVIMD = 1)

- If LVISEL = 0, compares the supply voltage (V_{DD}) and detection voltage (V_{LVI}), generates an internal reset signal when V_{DD} < V_{LVI}, and releases internal reset when V_{DD} ≥ V_{LVI}.
- If LVISEL = 1, compares the input voltage from external input pin (EXLVI) and detection voltage (VEXLVI), generates an internal reset signal when EXLVI < VEXLVI, and releases internal reset when EXLVI ≥ VEXLVI.
  - **Remark** The low-voltage detector (LVI) can be set to ON by an option byte by default. If it is set to ON to raise the power supply from the POC detection voltage (V_{POR} = 1.61 V (TYP.)) or lower, the internal reset signal is generated when the supply voltage (V_{DD}) < detection voltage (V_{LVI} = 2.07 V  $\pm$ 0.2 V^{Note}). After that, the internal reset signal is generated when the supply voltage (V_{DD}) < detection voltage (V_{DD}) < detection voltage (V_{DD}) < detection voltage (V_{DD}) < detection voltage (V_{LVI} = 2.07 V  $\pm$ 0.2 V^{Note}).

### (2) Used as interrupt (LVIMD = 0)

- If LVISEL = 0, compares the supply voltage (VDD) and detection voltage (VLVI). When VDD drops lower than VLVI (VDD < VLVI) or when VDD becomes VLVI or higher (VDD ≥ VLVI), generates an interrupt signal (INTLVI).</li>
- If LVISEL = 1, compares the input voltage from external input pin (EXLVI) and detection voltage (VEXLVI = 1.21 V ±0.1 V^{Note}). When EXLVI drops lower than VEXLVI (EXLVI < VEXLVI) or when EXLVI becomes VEXLVI or higher (EXLVI ≥ VEXLVI), generates an interrupt signal (INTLVI).</li>

**Note** This is a preliminary value and subject to change.

While the low-voltage detector is operating, whether the supply voltage or the input voltage from an external input pin is more than or less than the detection level can be checked by reading the low-voltage detection flag (LVIF: bit 0 of LVIM).

Remark LVIMD: Bit 1 of low-voltage detection register (LVIM) LVISEL: Bit 2 of LVIM

# 21.4.1 When used as reset

# (1) When detecting level of supply voltage (VDD)

- (a) When LVI default start function stopped is set (LVIOFF = 1)
- When starting operation
  - <1> Mask the LVI interrupt (LVIMK = 1).
  - <2> Clear bit 2 (LVISEL) of the low-voltage detection register (LVIM) to 0 (detects level of supply voltage (VDD)) (default value).
  - <3> Set the detection voltage using bits 3 to 0 (LVIS3 to LVIS0) of the low-voltage detection level selection register (LVIS).
  - <4> Set bit 7 (LVION) of LVIM to 1 (enables LVI operation).
  - <5> Use software to wait for the following periods of time (Total 410  $\mu$ s).
    - Operation stabilization time (10 μs (MAX.))
    - Minimum pulse width (200 µs (MIN.))
    - Detection delay time (200 µs (MAX.))
  - <6> Wait until it is checked that (supply voltage (V_{DD})  $\geq$  detection voltage (V_{LVI})) by bit 0 (LVIF) of LVIM.
  - <7> Set bit 1 (LVIMD) of LVIM to 1 (generates reset when the level is detected).

Figure 21-5 shows the timing of the internal reset signal generated by the low-voltage detector. The numbers in this timing chart correspond to <1> to <7> above.

Cautions 1. Be sure to execute <1>. When LVIMK = 0, an interrupt may occur immediately after the processing in <4>.

- 2. If supply voltage (V_{DD}) ≥ detection voltage (V_{LVI}) when LVIMD is set to 1, an internal reset signal is not generated.
- When stopping operation Either of the following procedures must be executed.
- When using 8-bit memory manipulation instruction: Write 00H to LVIM.
- When using 1-bit memory manipulation instruction: Clear LVIMD to 0 and then LVION to 0.




Figure 21-5. Timing of Low-Voltage Detector Internal Reset Signal Generation (Bit: LVISEL = 0, Option Byte: LVIOFF = 1)

**Notes 1.** The LVIMK flag is set to "1" by reset signal generation.


- 2. The LVIIF flag of the interrupt request flag registers and the LVIF flag may be set (1).
- LVIRF is bit 0 of the reset control flag register (RESF). For details of RESF, see CHAPTER 19 RESET FUNCTION.
- **Remarks 1.** <1> to <7> in Figure 21-5 above correspond to <1> to <7> in the description of "When starting operation" in **21.4.1 (1) (a) When LVI default start function stopped is set (LVIOFF = 1).** 
  - VPOR: POC power supply rise detection voltage
     VPDR: POC power supply fall detection voltage

- (b) When LVI default start function enabled is set (LVIOFF = 0)
- When starting operation
  - Start in the following initial setting state.
  - Set bit 7 (LVION) of LVIM to 1 (enables LVI operation)
  - Clear bit 2 (LVISEL) of the low-voltage detection register (LVIM) to 0 (detects level of supply voltage (VDD))
  - Set the low-voltage detection level selection register (LVIS) to 0EH (default value:  $V_{LVI} = 2.07 \text{ V} \pm 0.1 \text{ V}$ ).
  - Set bit 1 (LVIMD) of LVIM to 1 (generates reset when the level is detected)
  - Set bit 0 (LVIF) of LVIM to 0 ("Supply voltage (V_DD)  $\geq$  detection voltage (V_LVI)")

Figure 21-6 shows the timing of the internal reset signal generated by the low-voltage detector.

- When stopping operation Either of the following procedures must be executed.
- When using 8-bit memory manipulation instruction: Write 00H to LVIM.
- When using 1-bit memory manipulation instruction: Clear LVIMD to 0 and then LVION to 0.
- Caution Even when the LVI default start function is used, if it is set to LVI operation prohibition by the software, it operates as follows:
  - Does not perform low-voltage detection during LVION = 0.
  - If a reset is generated while LVION = 0, LVION will be re-set to 1 when the CPU starts after reset release. There is a period when low-voltage detection cannot be performed normally, however, when a reset occurs due to WDT and illegal instruction execution.

This is due to the fact that while the pulse width detected by LVI must be 200  $\mu$ s max., LVION = 1 is set upon reset occurrence, and the CPU starts operating without waiting for the LVI stabilization time.



# Figure 21-6. Timing of Low-Voltage Detector Internal Reset Signal Generation (Bit: LVISEL = 0, Option Byte: LVIOFF = 0)

Notes 1. The LVIMK flag is set to "1" by reset signal generation.

LVIRF is bit 0 of the reset control flag register (RESF).
 When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, the LVIRF flag may become 1 from the beginning due to the power-on waveform.
 For details of RESF, see CHAPTER 19 RESET FUNCTION.

 Remark
 VPOR:
 POC power supply rise detection voltage

 VPDR:
 POC power supply fall detection voltage

- (2) When detecting level of input voltage from external input pin (EXLVI)
  - When starting operation
    - <1> Mask the LVI interrupt (LVIMK = 1).
    - <2> Set bit 2 (LVISEL) of the low-voltage detection register (LVIM) to 1 (detects level of input voltage from external input pin (EXLVI)).
    - <3> Set bit 7 (LVION) of LVIM to 1 (enables LVI operation).
    - <4> Use software to wait for the following periods of time (Total 410  $\mu$ s).
      - Operation stabilization time (10 μs (MAX.))
      - Minimum pulse width (200 µs (MIN.))
      - Detection delay time (200 µs (MAX.))
    - <5> Wait until it is checked that (input voltage from external input pin (EXLVI) ≥ detection voltage (VEXLVI = 1.21 V (TYP.))) by bit 0 (LVIF) of LVIM.
    - <6> Set bit 1 (LVIMD) of LVIM to 1 (generates reset signal when the level is detected).

Figure 21-7 shows the timing of the internal reset signal generated by the low-voltage detector. The numbers in this timing chart correspond to <1> to <6> above.

- Cautions 1. Be sure to execute <1>. When LVIMK = 0, an interrupt may occur immediately after the processing in <3>.
  - If input voltage from external input pin (EXLVI) ≥ detection voltage (V_{EXLVI} = 1.21 V (TYP.)) when LVIMD is set to 1, an internal reset signal is not generated.
  - 3. Input voltage from external input pin (EXLVI) must be EXLVI < VDD.
- When stopping operation

Either of the following procedures must be executed.

- When using 8-bit memory manipulation instruction: Write 00H to LVIM.
- When using 1-bit memory manipulation instruction: Clear LVIMD to 0 and then LVION to 0.




Figure 21-7. Timing of Low-Voltage Detector Internal Reset Signal Generation (Bit: LVISEL = 1)

**Notes 1.** The LVIMK flag is set to "1" by reset signal generation.

- 2. The LVIIF flag of the interrupt request flag registers and the LVIF flag may be set (1).
- 3. LVIRF is bit 0 of the reset control flag register (RESF). For details of RESF, see CHAPTER 19 RESET FUNCTION.
- **Remark** <1> to <6> in Figure 21-7 above correspond to <1> to <6> in the description of "When starting operation" in **21.4.1 (2) When detecting level of input voltage from external input pin (EXLVI)**.

# 21.4.2 When used as interrupt

### (1) When detecting level of supply voltage (VDD)

- (a) When LVI default start function stopped is set (LVIOFF = 1)
- When starting operation
  - <1> Mask the LVI interrupt (LVIMK = 1).
  - <2> Clear bit 2 (LVISEL) of the low-voltage detection register (LVIM) to 0 (detects level of supply voltage (V_{DD})) (default value).

Clear bit 1 (LVIMD) of LVIM to 0 (generates interrupt signal when the level is detected) (default value).

- <3> Set the detection voltage using bits 3 to 0 (LVIS3 to LVIS0) of the low-voltage detection level selection register (LVIS).
- <4> Set bit 7 (LVION) of LVIM to 1 (enables LVI operation).
- <5> Use software to wait for the following periods of time (Total 410  $\mu$ s).
  - Operation stabilization time (10  $\mu$ s (MAX.))
  - Minimum pulse width (200 µs (MIN.))
  - Detection delay time (200 µs (MAX.))
- <6> Confirm that "supply voltage (V_{DD}) ≥ detection voltage (V_{LVI})" when detecting the falling edge of V_{DD}, or "supply voltage (V_{DD}) < detection voltage (V_{LVI})" when detecting the rising edge of V_{DD}, at bit 0 (LVIF) of LVIM.
- <7> Clear the interrupt request flag of LVI (LVIIF) to 0.
- <8> Release the interrupt mask flag of LVI (LVIMK).
- <9> Execute the El instruction (when vector interrupts are used).

Figure 21-8 shows the timing of the interrupt signal generated by the low-voltage detector. The numbers in this timing chart correspond to <1> to <8> above.

- When stopping operation Either of the following procedures must be executed.
- When using 8-bit memory manipulation instruction: Write 00H to LVIM.
- When using 1-bit memory manipulation instruction: Clear LVION to 0.




Figure 21-8. Timing of Low-Voltage Detector Interrupt Signal Generation (Bit: LVISEL = 0, Option Byte: LVIOFF = 1)

**Notes 1.** The LVIMK flag is set to "1" by reset signal generation.

- 2. The interrupt request signal (INTLVI) is generated and the LVIF and LVIIF flags may be set (1).
- **3.** If LVI operation is disabled when the supply voltage (V_{DD}) is less than or equal to the detection voltage (V_{LVI}), an interrupt request signal (INTLVI) is generated and LVIIF may be set to 1.
- **Remarks 1.** <1> to <8> in Figure 21-8 above correspond to <1> to <8> in the description of "When starting operation" in **21.4.2 (1) (a) When LVI default start function stopped is set (LVIOFF = 1).** 
  - 2. VPOR: POC power supply rise detection voltage VPDR: POC power supply fall detection voltage

- (b) When LVI default start function enabled is set (LVIOFF = 0)
- When starting operation
  - <1> Start in the following initial setting state.
    - Set bit 7 (LVION) of LVIM to 1 (enables LVI operation)
    - Clear bit 2 (LVISEL) of the low-voltage detection register (LVIM) to 0 (detects level of supply voltage (VDD))
    - Set the low-voltage detection level selection register (LVIS) to 0EH (default value: VLVI = 2.07 V  $\pm 0.1$  V ).
    - Set bit 1 (LVIMD) of LVIM to 1 (generates reset when the level is detected)
    - Set bit 0 (LVIF) of LVIM to 0 (Detects falling edge "Supply voltage (V_{DD})  $\geq$  detection voltage (V_{LVI})")
  - <2> Clear bit 1 (LVIMD) of LVIM to 0 (generates interrupt signal when the level is detected) (default value).
  - <3> Release the interrupt mask flag of LVI (LVIMK).
  - <4> Execute the EI instruction (when vector interrupts are used).

Figure 21-9 shows the timing of the interrupt signal generated by the low-voltage detector. The numbers in this timing chart correspond to <1> to <3> above.

- When stopping operation Either of the following procedures must be executed.
- When using 8-bit memory manipulation instruction: Write 00H to LVIM.
- When using 1-bit memory manipulation instruction: Clear LVION to 0.
- Cautions 1. Even when the LVI default start function is used, if it is set to LVI operation prohibition by the software, it operates as follows:
  - Does not perform low-voltage detection during LVION = 0.
  - If a reset is generated while LVION = 0, LVION will be re-set to 1 when the CPU starts after reset release. There is a period when low-voltage detection cannot be performed normally, however, when a reset occurs due to WDT and illegal instruction execution. This is due to the fact that while the pulse width detected by LVI must be 200  $\mu$ s max., LVION = 1 is set upon reset occurrence, and the CPU starts operating without waiting for the LVI stabilization time.
  - When the LVI default start function (bit 0 (LVIOFF) of 000C1H = 0) is used, the LVIRF flag may become 1 from the beginning due to the power-on waveform.
     For details of RESF, see CHAPTER 19 RESET FUNCTION.




Figure 21-9. Timing of Low-Voltage Detector Interrupt Signal Generation (Bit: LVISEL = 0, Option Byte: LVIOFF = 0)

**Notes 1.** The LVIMK flag is set to "1" by reset signal generation.

- If LVI operation is disabled when the supply voltage (VDD) is less than or equal to the detection voltage (VLVI), an interrupt request signal (INTLVI) is generated and LVIIF may be set to 1.
- 3. The LVIIF flag may be set when the LVI detection voltage is changed.
- **Remarks 1.** <1> to <3> in Figure 21-9 above correspond to <1> to <3> in the description of "When starting operation" in **21.4.2 (1) (b) When LVI default start function enabled is set (LVIOFF = 0).** 
  - 2. VPOR: POC power supply rise detection voltage VPDR: POC power supply fall detection voltage

- (2) When detecting level of input voltage from external input pin (EXLVI)
  - When starting operation
    - <1> Mask the LVI interrupt (LVIMK = 1).
    - <2> Set bit 2 (LVISEL) of the low-voltage detection register (LVIM) to 1 (detects level of input voltage from external input pin (EXLVI)).
      - Clear bit 1 (LVIMD) of LVIM to 0 (generates interrupt signal when the level is detected) (default value).
    - <3> Set bit 7 (LVION) of LVIM to 1 (enables LVI operation).
    - <4> Use software to wait for the following periods of time (Total 410 µs).
      - Operation stabilization time (10 μs (MAX.))
      - Minimum pulse width (200  $\mu$ s (MIN.))
      - Detection delay time (200 µs (MAX.))
    - <5> Confirm that "input voltage from external input pin (EXLVI) ≥ detection voltage (VEXLVI = 1.21 V (TYP.))" when detecting the falling edge of EXLVI, or "input voltage from external input pin (EXLVI) < detection voltage (VEXLVI = 1.21 V (TYP.))" when detecting the rising edge of EXLVI, at bit 0 (LVIF) of LVIM.</p>
    - <6> Clear the interrupt request flag of LVI (LVIIF) to 0.
    - <7> Release the interrupt mask flag of LVI (LVIMK).
    - <8> Execute the EI instruction (when vector interrupts are used).

Figure 21-10 shows the timing of the interrupt signal generated by the low-voltage detector. The numbers in this timing chart correspond to <1> to <7> above.

# Caution Input voltage from external input pin (EXLVI) must be EXLVI < VDD.

- When stopping operation Either of the following procedures must be executed.
  - When using 8-bit memory manipulation instruction: Write 00H to LVIM.
  - When using 1-bit memory manipulation instruction: Clear LVION to 0.




Figure 21-10. Timing of Low-Voltage Detector Interrupt Signal Generation (Bit: LVISEL = 1)

**Notes 1.** The LVIMK flag is set to "1" by reset signal generation.

- 2. The interrupt request signal (INTLVI) is generated and the LVIF and LVIIF flags may be set (1).
- If LVI operation is disabled when the input voltage of external input pin (EXLVI) is less than or equal to the detection voltage (VEXLVI), an interrupt request signal (INTLVI) is generated and LVIIF may be set to 1.
- **Remark** <1> to <7> in Figure 21-10 above correspond to <1> to <7> in the description of "When starting operation" in **21.4.2 (2) When detecting level of input voltage from external input pin (EXLVI)**.

# 21.5 Cautions for Low-Voltage Detector

(1) Measures method when supply voltage (V_{DD}) frequently fluctuates in the vicinity of the LVI detection voltage (V_{LVI})

In a system where the supply voltage ( $V_{DD}$ ) fluctuates for a certain period in the vicinity of the LVI detection voltage ( $V_{LVI}$ ), the operation is as follows depending on how the low-voltage detector is used.

#### Operation example 1: When used as reset


The system may be repeatedly reset and released from the reset status.

The time from reset release through microcontroller operation start can be set arbitrarily by the following action.

#### <Action>

After releasing the reset signal, wait for the supply voltage fluctuation period of each system by means of a software counter that uses a timer, and then initialize the ports (see **Figure 21-11**).

- **Remark** If bit 2 (LVISEL) of the low voltage detection register (LVIM) is set to "1", the meanings of the above words change as follows.
  - Supply voltage (V_{DD})  $\rightarrow$  Input voltage from external input pin (EXLVI)
  - Detection voltage (VLVI)  $\rightarrow$  Detection voltage (VEXLVI = 1.21 V)



#### Figure 21-11. Example of Software Processing After Reset Release (1/2)


• If supply voltage fluctuation is 50 ms or less in vicinity of LVI detection voltage

Note A flowchart is shown on the next page.

- **Remarks 1.** If bit 2 (LVISEL) of the low voltage detection register (LVIM) is set to "1", the meanings of the above words change as follows.
  - Supply voltage (VDD)  $\rightarrow$  Input voltage from external input pin (EXLVI)
  - Detection voltage (VLVI)  $\rightarrow$  Detection voltage (VEXLVI = 1.21 V)
  - **2.** n = 0 to 7



Checking reset source



- Note When instruction code FFH is executed. Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.
- **Remark** If bit 2 (LVISEL) of the low voltage detection register (LVIM) is set to "1", the meanings of the above words change as follows.
  - Supply voltage (VDD)  $\rightarrow$  Input voltage from external input pin (EXLVI)
  - Detection voltage (VLVI)  $\rightarrow$  Detection voltage (VEXLVI = 1.21 V)

#### **Operation example 2: When used as interrupt**

Interrupt requests may be generated frequently. Take the following action.


#### <Action>


Confirm that "supply voltage (V_{DD})  $\geq$  detection voltage (V_{LVI})" when detecting the falling edge of V_{DD}, or "supply voltage (V_{DD}) < detection voltage (V_{LVI})" when detecting the rising edge of V_{DD}, in the servicing routine of the LVI interrupt by using bit 0 (LVIF) of the low-voltage detection register (LVIM). Clear bit 1 (LVIIF) of interrupt request flag register 0L (IF0L) to 0.

For a system with a long supply voltage fluctuation period near the LVI detection voltage, take the above action after waiting for the supply voltage fluctuation time.

- **Remark** If bit 2 (LVISEL) of the low voltage detection register (LVIM) is set to "1", the meanings of the above words change as follows.
  - Supply voltage (VDD)  $\rightarrow$  Input voltage from external input pin (EXLVI)
  - Detection voltage (VLVI)  $\rightarrow$  Detection voltage (VEXLVI = 1.21 V)
- (2) Delay from the time LVI reset source is generated until the time LVI reset has been generated or released There is some delay from the time supply voltage (VDD) < LVI detection voltage (VLVI) until the time LVI reset has been generated.

In the same way, there is also some delay from the time LVI detection voltage (V_{LVI})  $\leq$  supply voltage (V_{DD}) until the time LVI reset has been released (see **Figure 21-12**).





- <1>: Minimum pulse width (200 µs (MIN.))
- <2>: Detection delay time (200 µs (MAX.))

# CHAPTER 22 REGULATOR

# 22.1 Regulator Overview

The 78K0R/Kx3-L contains a circuit for operating the device with a constant voltage. At this time, in order to stabilize the regulator output voltage, connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F: target). However, when using the STOP mode that has been entered since operation of the internal high-speed oscillation clock and external main system clock, 0.47  $\mu$ F is recommended. Also, use a capacitor with good characteristics, since it is used to stabilize internal voltage.

The regulator output voltage is normally 2.4 V (typ.), and in the low consumption current mode, 1.8 V (typ.).

# 22.2 Registers Controlling Regulator

#### (1) Regulator mode control register (RMC)

This register sets the output voltage of the regulator. RMC is set with an 8-bit memory manipulation instruction. Reset input sets this register to 00H.

#### Figure 22-1. Format of Regulator Mode Control Register (RMC)

Address: F00F4H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
RMC								

RMC[7:0]	Control of output voltage of regulator
5AH	Fixed to low consumption current mode (1.8 V)
00H	Switches normal current mode (2.4 V) and low consumption current mode (1.8 V) according to the condition (refer to <b>Table 22-1</b> )
Other than above	Setting prohibited

- Cautions 1. The RMC register can be rewritten only in the low consumption current mode (refer to Table 22-1). In other words, rewrite this register during CPU operation with the subsystem clock (fxT) while the high-speed system clock (fMX), the high-speed internal oscillation clock (fIH), and the 20 MHz internal high-speed oscillation clock (fIH20) are both stopped.
  - When using the setting fixed to the low consumption current mode, the RMC register can be used in the following cases.
    - <When the high-speed internal oscillation clock, external input clock, or subsystem clock are selected for the CPU clock>  $f_{CLK} \le 1 \text{ MHz}$
  - 3. The self-programming function is disabled in the low consumption current mode.

(Caution is given on the next page.)

- Caution 4. A wait is required to change the operation speed mode control register (OSMC) after changing the RMC register. Wait for 2 ms by software when setting to low consumption current mode and 10  $\mu$ s when setting to normal current mode, as described in the procedure shown below.
  - When setting to low consumption current mode
    - <1> Select a frequency of 1 MHz for fclk.
    - <2> Set RMC to 5AH (set the regulator to low consumption current mode).
    - <3> Wait for 2 ms.
    - <4> Set FLPC and FSEL of OSMC to 1 and 0, respectively.
  - When setting to normal current mode
    - <1> Set RMC to 00H (set the regulator to normal current mode).
    - <2> Wait for 10  $\mu$ s.
    - <3> Change FLPC and FSEL of OSMC.
    - <4> Change the fclk frequency.

Mode	Output Voltage	Condition
Low consumption	1.8 V	During RESET pin reset
current mode		In STOP mode (except during OCD mode)
		When both the high-speed system clock (fMX), the high-speed internal oscillation clock (fIH), and the 20 MHz internal high-speed oscillation clock (fIH20) are stopped during CPU operation with the subsystem clock (fXT)
		When both the high-speed system clock (fMX), the high-speed internal oscillation clock (fIH), and the 20 MHz internal high-speed oscillation clock (fIH20) are stopped during the HALT mode when the CPU operation with the subsystem clock (fXT) has been set
Normal current mode	2.4 V	Other than above

#### Table 22-1. Regulator Output Voltage Conditions

# **CHAPTER 23 OPTION BYTE**

# 23.1 Functions of Option Bytes

Addresses 000C0H to 000C3H of the flash memory of the 78K0R/Kx3-L form an option byte area.

Option bytes consist of user option byte (000C0H to 000C2H) and on-chip debug option byte (000C3H).

Upon power application or resetting and starting, an option byte is automatically referenced and a specified function is set. When using the product, be sure to set the following functions by using the option bytes.

To use the boot swap operation during self programming, 000C0H to 000C3H are replaced by 010C0H to 010C3H. Therefore, set the same values as 000C0H to 000C3H to 010C0H to 010C3H.

#### Caution Be sure to set FFH to 000C2H (000C2H/010C2H when the boot swap operation is used).

#### 23.1.1 User option byte (000C0H to 000C2H/010C0H to 010C2H)

# (1) 000C0H/010C0H

- O Operation of watchdog timer
  - Operation is stopped or enabled in the HALT or STOP mode.
- O Setting of interval time of watchdog timer
- O Operation of watchdog timer
  - Operation is stopped or enabled.
- O Setting of window open period of watchdog timer
- O Setting of interval interrupt of watchdog timer
  - Used or not used

# Caution Set the same value as 000C0H to 010C0H when the boot swap operation is used because 000C0H is replaced by 010C0H.

#### (2) 000C1H/010C1H

- O Setting of LVI upon reset release (upon power application)
  - LVI is ON or OFF by default upon reset release (reset by RESET pin excluding LVI, POC, WDT, or illegal instructions).
- O Setting of internal high-speed oscillator frequency
  - Select from 1 MHz, 8 MHz, or 20 MHz.

# Caution Set the same value as 000C1H to 010C1H when the boot swap operation is used because 000C1H is replaced by 010C1H.

# (3) 000C2H/010C2H

O Be sure to set FFH, as these addresses are reserved areas.

# Caution Set FFH to 010C2H when the boot swap operation is used because 000C2H is replaced by 010C2H.

# 23.1.2 On-chip debug option byte (000C3H/ 010C3H)

- O Control of on-chip debug operation
  - On-chip debug operation is disabled or enabled.
- O Handling of data of flash memory in case of failure in on-chip debug security ID authentication
  - Data of flash memory is erased or not erased in case of failure in on-chip debug security ID authentication.

# Caution Set the same value as 000C3H to 010C3H when the boot swap operation is used because 000C3H is replaced by 010C3H.

# 23.2 Format of User Option Byte

The format of user option byte is shown below.

### Figure 23-1. Format of User Option Byte (000C0H/010C0H) (1/2)

Address: 000C0H/010C0H^{Note 1}

7	6	5	4	3	2	1	0
WDTINIT	WINDOW1	WINDOW0	WDTON	WDCS2	WDCS1	WDCS0	WDSTBYON

WDTINIT	Use of interval interrupt of watchdog timer
0	Interval interrupt is not used.
1	Interval interrupt is generated when 75% of the overflow time is reached.

WINDOW1	WINDOW0	Watchdog timer window open period ^{Note 2}
0	0	25%
0	1	50%
1	0	75%
1	1	100%

WDTON	Operation control of watchdog timer counter
0	Counter operation disabled (counting stopped after reset)
1	Counter operation enabled (counting started after reset)

WDCS2	WDCS1	WDCS0	Watchdog timer overflow time
			(fiL = 33 kHz (MAX.))
0	0	0	2 ¹⁰ /fiL (31.03 ms)
0	0	1	2 ¹¹ /fiL (62.06 ms)
0	1	0	2 ¹² /fiL (124.1 ms)
0	1	1	2 ¹³ /fiL (248.2 ms)
1	0	0	2 ¹⁵ /fi∟ (992.9 ms)
1	0	1	2 ¹⁷ /fiL (3.971 s)
1	1	0	2 ¹⁸ /fiL (7.943 s)
1	1	1	2 ²⁰ /fi∟ (31.17 s)

# Figure 23-1. Format of User Option Byte (000C0H/010C0H) (2/2)

Address: 000C0H/010C0H^{Note 1}

7	6	5	4	3	2	1	0
WDTINIT	WINDOW1	WINDOW0	WDTON	WDCS2	WDCS1	WDCS0	WDSTBYON
WDSTBYON	Operation control of watchdog timer counter (HALT/STOP mode)						
0	Counter operation stopped in HALT/STOP mode ^{Note 2}						

	1	Counter operation enabled in HALT/STOP mode	
_			

- Notes 1. Set the same value as 000C0H to 010C0H when the boot swap operation is used because 000C0H is replaced by 010C0H.
  - The window open period is 100% when WDSTBYON = 0, regardless the value of WINDOW1 and WINDOW0.
- Caution The watchdog timer continues its operation during self-programming of the flash memory and EEPROM emulation. During processing, the interrupt acknowledge time is delayed. Set the overflow time and window size taking this delay into consideration.
- **Remark** fill: Internal low-speed oscillation clock frequency

#### Figure 23-2. Format of User Option Byte (000C1H/010C1H)

Address: 000C1H/010C1H^{Note 1}

7	6	5	4	3	2	1	0
1	1	1	1	1	FRQSEL2	FRQSEL1	LVIOFF

FRQSEL2	FRQSEL1	Internal high-speed oscillator frequency
0	1	8 MHz/20 MHz ^{Note 2}
1	0	1 MHz Note 3
Other than	the above	Setting prohibited

LVIOFF	Setting of LVI on power application
0	LVI is ON by default (LVI default start function enabled) upon reset release (upon power application)
1	LVI is OFF by default (LVI default start function stopped) upon reset release (upon power application)

- **Notes 1.** Set the same value as 000C1H to 010C1H when the boot swap operation is used because 000C1H is replaced by 010C1H.
  - 2. When 8 MHz or 20 MHz has been selected, the 8 MHz internal high-speed oscillator automatically starts oscillating after reset release. To use the 20 MHz internal high-speed oscillator to operate the microcontroller, oscillation is started by setting bit 0 (DSCON) of the 20 MHz internal high-speed oscillation control register (DSCCTL) to 1 with V_{DD} ≥ 2.7 V. The circuit cannot be changed to a 1 MHz internal high-speed oscillator while the microcontroller operates.
  - **3.** When 1 MHz has been selected, the microcontroller operates on the 1 MHz internal high-speed oscillator after reset release. The circuit cannot be changed to an 8 MHz or 20 MHz internal high-speed oscillator while the microcontroller operates.

(Cautions are listed on the next page.)

Cautions 1. Be sure to set bits 7 to 3 to "1".

- 2. Even when the LVI default start function is used, if it is set to LVI operation prohibition by the software, it operates as follows:
  - Does not perform low-voltage detection during LVION = 0.
  - If a reset is generated while LVION = 0, LVION will be re-set to 1 when the CPU starts after reset release. There is a period when low-voltage detection cannot be performed normally, however, when a reset occurs due to WDT and illegal instruction execution.

This is due to the fact that while the pulse width detected by LVI must be 200  $\mu$ s max., LVION = 1 is set upon reset occurrence, and the CPU starts operating without waiting for the LVI stabilization time.

Figure 23-3. Format of Option Byte (000C2H/010C2H)

Address: 000C2H/010C2H^{Note}

7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1

**Note** Be sure to set FFH to 000C2H, as these addresses are reserved areas. Also set FFH to 010C2H when the boot swap operation is used because 000C2H is replaced by 010C2H.

# 23.3 Format of On-chip Debug Option Byte

The format of on-chip debug option byte is shown below.

#### Figure 23-4. Format of On-chip Debug Option Byte (000C3H/010C3H)

Address: 000C3H/010C3H^{Note}

7	6	5	4	3	2	1	0
OCDENSET	0	0	0	0	1	0	OCDERSD

OCDENSET	OCDERSD	Control of on-chip debug operation
0	0	Disables on-chip debug operation.
0	1	Setting prohibited
1	0	Erases data of flash memory in case of failures in enabling on-chip debugging and authenticating on-chip debug security ID.
1	1	Does not erases data of flash memory in case of failures in enabling on-chip debugging and authenticating on-chip debug security ID.

Note Set the same value as 000C3H to 010C3H when the boot swap operation is used because 000C3H is replaced by 010C3H.

# Caution Bits 7 and 0 (OCDENSET and OCDERSD) can only be specified a value. Be sure to set 000010B to bits 6 to 1.

**Remark** The value on bits 3 to 1 will be written over when the on-chip debug function is in use and thus it will become unstable after the setting.

However, be sure to set the default values (0, 1, and 0) to bits 3 to 1 at setting.

# 23.4 Setting of Option Byte

The user option byte and on-chip debug option byte can be set using the RA78K0R or PM+ linker option, in addition to describing to the source. When doing so, the contents set by using the linker option take precedence, even if descriptions exist in the source, as mentioned below.

See the RA78K0R Assembler Package User's Manual for how to set the linker option.

A software description example of the option byte setting is shown below.

OPT	CSEG	OPT_BY	"E
	DB	10H	; Does not use interval interrupt of watchdog timer,
			; Enables watchdog timer operation,
			; Window open period of watchdog timer is 25%,
			; Overflow time of watchdog timer is 2 ¹⁰ /fiL,
			; Stops watchdog timer operation during HALT/STOP mode
	DB	OFBH	; Select 8 MHz or 20 MHz for internal high-speed oscillator
			; Stops LVI default start function
	DB	OFFH	; Reserved area
	DB	85H	; Enables on-chip debug operation, does not erase flash memory
			; data when security ID authorization fails

When the boot swap function is used during self programming, 000C0H to 000C3H is switched to 010C0H to 010C3H. Describe to 010C0H to 010C3H, therefore, the same values as 000C0H to 000C3H as follows.

OPT2	CSEG	AT	010C0H	
	DB		10H	; Does not use interval interrupt of watchdog timer,
				; Enables watchdog timer operation,
				; Window open period of watchdog timer is 25%,
				; Overflow time of watchdog timer is 2 ¹⁰ /fiL,
				; Stops watchdog timer operation during HALT/STOP mode
	DB		0FBH	; Select 8 MHz or 20 MHz for internal high-speed oscillator
				; Stops LVI default start function
	DB		OFFH	; Reserved area
	DB		85H	; Enables on-chip debug operation, does not erase flash memory
				; data when security ID authorization fails

Caution To specify the option byte by using assembly language, use OPT_BYTE as the relocation attribute name of the CSEG pseudo instruction. To specify the option byte to 010C0H to 010C3H in order to use the boot swap function, use the relocation attribute AT to specify an absolute address.

# **CHAPTER 24 FLASH MEMORY**

The 78K0R/Kx3-L incorporates the flash memory to which a program can be written, erased, and overwritten while mounted on the board.

#### 24.1 Writing with Flash Memory Programmer

Data can be written to the flash memory on-board or off-board, by using a dedicated flash memory programmer.

# (1) On-board programming

The contents of the flash memory can be rewritten after the 78K0R/Kx3-L has been mounted on the target system. The connectors that connect the dedicated flash memory programmer must be mounted on the target system.

#### (2) Off-board programming

Data can be written to the flash memory with a dedicated program adapter (FA series) before the 78K0R/Kx3-L is mounted on the target system.

Remark The FA series is a product of Naito Densei Machida Mfg. Co., Ltd.


Pin Configuration of Dedicated Flash Memory			Pin Name			Pin No.		
Programmer				KC3-L 44-pin KC3-L 48-pin KD3-L KE3-L				3-L
Signal Name	I/O	Pin Function		LQFP (10x10)	TQFP (7x7)	LQFP (10x10)	LQFP (12x12), LQFP (10x10), TQFP (7x7)	FBGA (5x5)
SI/RxD	Input	Receive signal	TOOL0/P40	2	39	4	5	D6
SO/TxD	Output	Transmit signal						
SCK	Output	Transfer clock	I	-	_	_	_	-
CLK	Output	Clock output	-	-	-	_	-	-
/RESET	Output	Reset signal	RESET	3	40	5	6	E7
FLMD0	Output	Mode signal	FLMD0	6	43	8	9	E8
Vdd	I/O	VDD voltage generation/	Vdd	11	48	13	15	B7
		power monitoring	EVDD	_	_	_	16	A8
			AVREF	32	23	38	47	G1
GND	– Ground		Vss	10	47	12	13	C7
			EVss	_	-	_	14	B8
			AVss	33	24	39	48	H1


# Table 24-1. Wiring Between 78K0R/Kx3-L and Dedicated Flash Memory Programmer

Note Under development

Examples of the recommended connection when using the adapter for flash memory writing are shown below.

# Figure 24-1. Example of Wiring Adapter for Flash Memory Writing (44-pin products of 78K0R/KC3-L)








WRITER INTERFACE









Figure 24-4. Example of Wiring Adapter for Flash Memory Writing (78K0R/KE3-L)

WRITER INTERFACE

# 24.2 Programming Environment

The environment required for writing a program to the flash memory of the 78K0R/Kx3-L is illustrated below.

#### Figure 24-5. Environment for Writing Program to Flash Memory




A host machine that controls the dedicated flash memory programmer is necessary.

To interface between the dedicated flash memory programmer and the 78K0R/Kx3-L, the TOOL0 pin is used for manipulation such as writing and erasing via a dedicated single-line UART. To write the flash memory off-board, a dedicated program adapter (FA series) is necessary.

# 24.3 Communication Mode

Communication between the dedicated flash memory programmer and the 78K0R/Kx3-L is established by serial communication using the TOOL0 pin via a dedicated single-line UART of the 78K0R/Kx3-L.

Transfer rate: 115,200 bps to 1,000,000 bps



#### Figure 24-6. Communication with Dedicated Flash Memory Programmer

When using the FlashPro4 as the dedicated flash memory programmer, the FlashPro4, FlashPro5 generates the following signals for the 78K0R/Kx3-L. For details, refer to the user's manual for the FlashPro4, FlashPro5.

	Fla	ashPro4, FlashPro5	78K0R/Kx3-L	Connection
Signal Name	I/O	Pin Function	Pin Name	
FLMD0	Output	Mode signal	FLMD0	0
VDD	I/O	VDD voltage generation/power monitoring	VDD, EVDD, AVREF	0
GND	-	Ground	Vss, EVss, AVss	0
CLK	Output	Clock output	-	×
/RESET	Output	Reset signal	RESET	0
SI/RxD	Input	Receive signal	TOOL0	0
SO/TxD	Output	Transmit signal		
SCK	Output	Transfer clock	=	×

**Remark** O: Be sure to connect the pin.

 $\times$ : The pin does not have to be connected.

### 24.4 Connection of Pins on Board

To write the flash memory on-board, connectors that connect the dedicated flash memory programmer must be provided on the target system. First provide a function that selects the normal operation mode or flash memory programming mode on the board.

When the flash memory programming mode is set, all the pins not used for programming the flash memory are in the same status as immediately after reset. Therefore, if the external device does not recognize the state immediately after reset, the pins must be handled as described below.

#### 24.4.1 FLMD0 pin

#### (1) In flash memory programming mode

Directly connect this pin to a flash memory programmer when data is written by the flash memory programmer. This supplies a writing voltage of the V_{DD} level to the FLMD0 pin.

The FLMD0 pin does not have to be pulled down externally because it is internally pulled down by reset. To pull it down externally, use a resistor of 1 k $\Omega$  to 200 k $\Omega$ .

#### (2) In normal operation mode

It is recommended to leave this pin open during normal operation.

The FLMD0 pin must always be kept at the Vss level before reset release but does not have to be pulled down externally because it is internally pulled down by reset. However, pulling it down must be kept selected (i.e., FLMDPUP = "0", default value) by using bit 7 (FLMDPUP) of the background event control register (BECTL) (see **24.5 (1) Back ground event control register**). To pull it down externally, use a resistor of 200 k $\Omega$  or smaller.

Self programming and the rewriting of flash memory with the programmer can be prohibited using hardware, by directly connecting this pin to the Vss pin.

# (3) In self programming mode

It is recommended to leave this pin open when using the self programming function. To pull it down externally, use a resistor of 100 k $\Omega$  to 200 k $\Omega$ .

In the self programming mode, the setting is switched to pull up in the self programming library.




Figure 24-7. FLMD0 Pin Connection Example

# 24.4.2 TOOL0 pin

In the flash memory programming mode, connect this pin directly to the dedicated flash memory programmer or pull it up by connecting it to EVDD via an external resistor.


When on-chip debugging is enabled in the normal operation mode, pull this pin up by connecting it to  $EV_{DD}$  via an external resistor, and be sure to keep inputting the  $V_{DD}$  level to the TOOL0 pin before reset is released (pulling down this pin is prohibited).

**Remark** The SAU and IICA pins are not used for communication between the 78K0R/Kx3-L and dedicated flash memory programmer, because single-line UART is used.

# 24.4.3 RESET pin

Signal conflict will occur if the reset signal of the dedicated flash memory programmer is connected to the RESET pin that is connected to the reset signal generator on the board. To prevent this conflict, isolate the connection with the reset signal generator.

The flash memory will not be correctly programmed if the reset signal is input from the user system while the flash memory programming mode is set . Do not input any signal other than the reset signal of the dedicated flash memory programmer.



# Figure 24-8. Signal Conflict (RESET Pin)

In the flash memory programming mode, a signal output by another device will conflict with the signal output by the dedicated flash memory programmer. Therefore, isolate the signal of another device.

#### 24.4.4 Port pins

When the flash memory programming mode is set, all the pins not used for flash memory programming enter the same status as that immediately after reset. If external devices connected to the ports do not recognize the port status immediately after reset, the port pin must be connected to EV_{DD} ^{Note} or EV_{SS} ^{Note} via a resistor.

Note With products without an EVss pin, connect them to Vss. With products without an EVDD pin, connect them to VDD.

#### 24.4.5 REGC pin

Connect the REGC pin to GND via a capacitor (0.47 to 1  $\mu$ F: target) in the same manner as during normal operation. However, when using the STOP mode that has been entered since operation of the internal high-speed oscillation clock and external main system clock, 0.47  $\mu$ F is recommended. Also, use a capacitor with good characteristics, since it is used to stabilize internal voltage.

#### 24.4.6 X1 and X2 pins

Connect X1 and X2 in the same status as in the normal operation mode.

Remark In the flash memory programming mode, the internal high-speed oscillation clock (fiH) is used.

#### 24.4.7 Power supply

To use the supply voltage output of the flash memory programmer, connect the V_{DD} pin to V_{DD} of the flash memory programmer, and the V_{SS} pin to GND of the flash memory programmer.

To use the on-board supply voltage, connect in compliance with the normal operation mode.

However, when using the on-board supply voltage, be sure to connect the V_{DD} and V_{SS} pins to V_{DD} and GND of the flash memory programmer to use the power monitor function with the flash memory programmer.

Supply the same other power supplies (EVDD, EVSS, AVREF, and AVSS) as those in the normal operation mode.

# 24.5 Registers Controlling Flash Memory

# (1) Background event control register (BECTL)

Even if the FLMD0 pin is not controlled externally, it can be controlled by software with the BECTL register to set the self-programming mode.

However, depending on the processing of the FLMD0 pin, it may not be possible to set the self-programming mode by software. When using BECTL, leaving the FLMD0 pin open is recommended. When pulling it down externally, use a resistor with a resistance of 100 k $\Omega$  or more. In addition, in the normal operation mode, use BECTL with the pull down selection. In the self-programming mode, the setting is switched to pull up in the self-programming library.

The BECTL register is set by a 1-bit or 8-bit memory manipulation instruction.

Reset input sets this register to 00H.

# Figure 24-9. Format of Background Event Control Register (BECTL)

Address: FFFBEH After reset: 00H R/W
Symbol 7 6 5 4

 Symbol
 7
 6
 5
 4
 3
 2
 1
 0

 BECTL
 FLMDPUP
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0


	FLMDPUP	Software control of FLMD0 pin
ſ	0	Selects pull-down
	1	Selects pull-up

# 24.6 Programming Method

# 24.6.1 Controlling flash memory

The following figure illustrates the procedure to manipulate the flash memory.

Figure 24-10. Flash Memory Manipulation Procedure



#### 26.6.2 Flash memory programming mode

To rewrite the contents of the flash memory by using the dedicated flash memory programmer, set the 78K0R/Kx3-L in the flash memory programming mode. To set the mode, set the FLMD0 pin and TOOL0 pin to V_{DD} and clear the reset signal.

Change the mode by using a jumper when writing the flash memory on-board.






Table 24-3. Relationship Between FLMD0 Pin and Operation Mode After Reset Release

FLM	D0	Operation Mode
0		Normal operation mode
Vdi	þ	Flash memory programming mode

# 24.6.3 Selecting communication mode

Communication mode of the 78K0R/Kx3-L as follows.

### Table 24-4. Communication Modes

Communication		Pins Used			
Mode	Port	Speed	Frequency	Multiply Rate	
1-line mode	UART-ch0	1 Mbps ^{Note 2}	-	-	TOOL0
(dedicated single-line UART)					


Notes 1. Selection items for Standard settings on GUI of the flash memory programmer.

2. Because factors other than the baud rate error, such as the signal waveform slew, also affect UART communication, thoroughly evaluate the slew as well as the baud rate error.

### 24.6.4 Communication commands

The 78K0R/Kx3-L communicates with the dedicated flash memory programmer by using commands. The signals sent from the flash memory programmer to the 78K0R/Kx3-L are called commands, and the signals sent from the 78K0R/Kx3-L to the dedicated flash memory programmer are called response.

# Figure 24-12. Communication Commands



The flash memory control commands of the 78K0R/Kx3-L are listed in the table below. All these commands are issued from the programmer and the 78K0R/Kx3-L perform processing corresponding to the respective commands.

Classification	Command Name	Function	
Verify	Verify	Compares the contents of a specified area of the flash memory with data transmitted from the programmer.	
Erase	Chip Erase	Erases the entire flash memory.	
	Block Erase	Erases a specified area in the flash memory.	
Blank check	Block Blank Check	Checks if a specified block in the flash memory has been correctly erased.	
Write	Programming	Writes data to a specified area in the flash memory.	
Getting information	Silicon Signature	Gets 78K0R/Kx3-L information (such as the part number and flash memory configuration).	
	Version Get	Gets the 78K0R/Kx3-L firmware version.	
	Checksum	Gets the checksum data for a specified area.	
Security	Security Set	Sets security information.	
Others	Reset	Used to detect synchronization status of communication.	
	Baud Rate Set	Sets baud rate when UART communication mode is selected.	

Table 24-5. Flash Memory Control Commands

The 78K0R/Kx3-L returns a response for the command issued by the dedicated flash memory programmer. The response names sent from the 78K0R/Kx3-L are listed below.

Response Name	Function	
АСК	Acknowledges command/data.	
NAK	Acknowledges illegal command/data.	

# 24.7 Security Settings

The 78K0R/Kx3-L supports a security function that prohibits rewriting the user program written to the internal flash memory, so that the program cannot be changed by an unauthorized person.

The operations shown below can be performed using the Security Set command. The security setting is valid when the programming mode is set next.

• Disabling batch erase (chip erase)

Execution of the block erase and batch erase (chip erase) commands for entire blocks in the flash memory is prohibited by this setting during on-board/off-board programming. Once execution of the batch erase (chip erase) command is prohibited, all of the prohibition settings (including prohibition of batch erase (chip erase)) can no longer be cancelled.

Caution After the security setting for the batch erase is set, erasure cannot be performed for the device. In addition, even if a write command is executed, data different from that which has already been written to the flash memory cannot be written, because the erase command is disabled.

• Disabling block erase

Execution of the block erase command for a specific block in the flash memory is prohibited during on-board/offboard programming. However, blocks can be erased by means of self programming.

• Disabling write

Execution of the write and block erase commands for entire blocks in the flash memory is prohibited during onboard/off-board programming. However, blocks can be written by means of self programming.

• Disabling rewriting boot cluster 0

Execution of the batch erase (chip erase) command, block erase command, and write command on boot cluster 0 (00000H to 00FFFH) in the flash memory is prohibited by this setting.

The batch erase (chip erase), block erase, write commands, and rewriting boot cluster 0 are enabled by the default setting when the flash memory is shipped. Security can be set by on-board/off-board programming and self programming. Each security setting can be used in combination.

All the security settings are cleared by executing the batch erase (chip erase) command.

Table 24-7 shows the relationship between the erase and write commands when the 78K0R/Kx3-L security function is enabled.

**Remark** To prohibit writing and erasing during self-programming, use the flash sealed window function (see **24.8.2** for detail).

# Table 24-7. Relationship Between Enabling Security Function and Command

# (1) During on-board/off-board programming

Valid Security	Executed Command			
	Batch Erase (Chip Erase)	Block Erase	Write	
Prohibition of batch erase (chip erase)	Cannot be erased in batch	Blocks cannot be	Can be performed ^{№ote} .	
Prohibition of block erase	Can be erased in batch.	erased.	Can be performed.	
Prohibition of writing			Cannot be performed.	
Prohibition of rewriting boot cluster 0	Cannot be erased in batch	Boot cluster 0 cannot be erased.	Boot cluster 0 cannot be written.	

**Note** Confirm that no data has been written to the write area. Because data cannot be erased after batch erase (chip erase) is prohibited, do not write data if the data has not been erased.

# (2) During self programming

Valid Security	Executed Command		
	Block Erase	Write	
Prohibition of batch erase (chip erase)	Blocks can be erased.	Can be performed.	
Prohibition of block erase			
Prohibition of writing			
Prohibition of rewriting boot cluster 0	Boot cluster 0 cannot be erased.	Boot cluster 0 cannot be written.	

# **Remark** To prohibit writing and erasing during self-programming, use the flash sealed window function (see **24.8.2** for detail).

#### Table 24-8. Setting Security in Each Programming Mode

# (1) On-board/off-board programming

Security	Security Setting	How to Disable Security Setting
Prohibition of batch erase (chip erase)	Set via GUI of dedicated flash memory	Cannot be disabled after set.
Prohibition of block erase	programmer, etc.	Execute batch erase (chip erase)
Prohibition of writing		command
Prohibition of rewriting boot cluster 0		Cannot be disabled after set.

# (2) Self programming

Security	Security Setting	How to Disable Security Setting
Prohibition of batch erase (chip erase)	Set by using information library.	Cannot be disabled after set.
Prohibition of block erase		Execute batch erase (chip erase)
Prohibition of writing		command during on-board/off-board
Prohibition of rewriting boot cluster 0		programming (cannot be disabled during self programming)

### 24.8 Flash Memory Programming by Self-Programming

The 78K0R/Kx3-L supports a self-programming function that can be used to rewrite the flash memory via a user program. Because this function allows a user application to rewrite the flash memory by using the 78K0R/Kx3-L self-programming library, it can be used to upgrade the program in the field.


If an interrupt occurs during self-programming, self-programming can be temporarily stopped and interrupt servicing can be executed. If an unmasked interrupt request is generated in the El state, the request branches directly from the self-programming library to the interrupt routine. After the self-programming mode is later restored, self-programming can be resumed. However, the interrupt response time is different from that of the normal operation mode.

# Cautions 1. The self-programming function cannot be used when the CPU operates with the subsystem clock.

- 2. In the self-programming mode, call the self-programming start library (FlashStart).
- 3. To prohibit an interrupt during self-programming, in the same way as in the normal operation mode, execute the self-programming library in the state where the IE flag is cleared (0) by the DI instruction. To enable an interrupt, clear (0) the interrupt mask flag to accept in the state where the IE flag is set (1) by the EI instruction, and then execute the self-programming library.
- 4. The self-programming function is disabled in the low consumption current mode. For details of the low consumption current mode, see CHAPTER 22 REGULATOR.

The following figure illustrates a flow of rewriting the flash memory by using a self programming library.





#### 24.8.1 Boot swap function

If rewriting the boot area failed by temporary power failure or other reasons, restarting a program by resetting or overwriting is disabled due to data destruction in the boot area.

The boot swap function is used to avoid this problem.

Before erasing boot cluster 0^{Note}, which is a boot program area, by self-programming, write a new boot program to boot cluster 1 in advance. When the program has been correctly written to boot cluster 1, swap this boot cluster 1 and boot cluster 0 by using the set information function of the firmware of the 78K0R/Kx3-L, so that boot cluster 1 is used as a boot area. After that, erase or write the original boot program area, boot cluster 0.

As a result, even if a power failure occurs while the boot programming area is being rewritten, the program is executed correctly because it is booted from boot cluster 1 to be swapped when the program is reset and started next.

Note A boot cluster is a 4 KB area and boot clusters 0 and 1 are swapped by the boot swap function.





Figure 24-14. Boot Swap Function

In an example of above figure, it is as follows.

Boot cluster 0: Boot program area before boot swap Boot cluster 1: Boot program area after boot swap





#### 24.8.2 Flash shield window function

The flash shield window function is provided as one of the security functions for self-programming.

Writing and erasing to the flash memory within the range specified as a window are enabled during selfprogramming, and writing and erasing to the flash memory outside the specified range are prohibited.

The window range can be expanded or reduced by setting and change during on-board/off-board programming and self-programming. However, the shield function becomes effective only during self-programming. In onboard/off-board programming, writing and erasing to the flash memory outside the window range are enabled.

# Caution If the rewrite-prohibited area of the boot cluster 0 overlaps with the flash shield window range, prohibition to rewrite the boot cluster 0 takes priority.

#### Table 24-9. Relationship between Flash Shield Window Function Setting/Change Methods and Commands

Programming conditions	ons Window Range Setting/Change Methods	Execution Commands		
		Block erase	Write	
Self-programming	Specify the starting and ending blocks by the set information library.	Block erasing is enabled only within the window range.	Writing is enabled only within the range of window range.	
On-board/Off-board programming	Specify the starting and ending blocks on GUI of dedicated flash memory programmer, etc.	Block erasing is enabled also outside the window range.	Writing is enabled also outside the window range.	

Remark See 24.7 Security Settings to prohibit writing/erasing during on-board/off-board programming.

# 25.1 Connecting QB-MINI2 to 78K0R/Kx3-L

The 78K0R/Kx3-L uses the V_{DD}, FLMD0, RESET, TOOL0, TOOL1^{Note 1}, and V_{SS} pins to communicate with the host machine via an on-chip debug emulator (QB-MINI2).

Caution The 78K0R/Kx3-L has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. NEC Electronics is not liable for problems occurring when the on-chip debug function is used.




Figure 25-1. Connection Example of QB-MINI2 and 78K0R/Kx3-L

- **Notes 1.** Connection is not required for communication in 1-line mode but required for communication in 2-line mode. At this time, perform necessary connections according to Table 2-2 Connection of Unused Pins since TOOL1 is an unused pin when QB-MINI2 is unconnected.
  - Connecting the dotted line is not necessary since RXD and TXD are shorted within QB-MIN2. When
    using the other flash memory programmer, RXD and TXD may not be shorted within the programmer. In
    this case, they must be shorted on the target system.
- **Remark** The FLMD0 pin is recommended to be open for self-programming in on-chip debugging. To pull down externally, use a resistor of 100 k $\Omega$  or more.

1-line mode (single line UART) using the TOOL0 pin or 2-line mode using the TOOL0 and TOOL1 pins is used for serial communication. For flash memory programming, 1-line mode is used. 1-line mode or 2-line mode is used for onchip debugging. Table 25-1 lists the differences between 1-line mode and 2-line mode.

Communicat ion mode	Flash memory programming function	Debugging function
1-line mode	Available	<ul><li>Pseudo real-time RAM monitor (RRM) function not supported.</li><li>DMM function (rewriting memory in RUN) not supported.</li></ul>
		• The debugger speed is two to four times slower than 2-line mode.
2-line mode	None	Pseudo real-time RAM monitor (RRM) function supported
		DMM function (rewriting memory in RUN) supported

**Remark** 2-line mode is not used for flash programming, however, even if TOOL1 pin is connected with CLK_IN of QB-MINI2, writing is performed normally with no problem.

# 25.2 On-Chip Debug Security ID

The 78K0R/Kx3-L has an on-chip debug operation control bit in the flash memory at 000C3H (see **CHAPTER 23 OPTION BYTE**) and an on-chip debug security ID setting area at 000C4H to 000CDH, to prevent third parties from reading memory content.

When the boot swap function is used, also set a value that is the same as that of 010C3H and 010C4H to 010CDH in advance, because 000C3H, 000C4H to 000CDH and 010C3H, and 010C4H to 010CDH are switched.

For details on the on-chip debug security ID, refer to the QB-MINI2 On-Chip Debug Emulator with Programming Function User's Manual (U18371E).

Table 25-2.	On-Chip	Debug	Security ID
-------------	---------	-------	-------------

Address	On-Chip Debug Security ID
000C4H to 000CDH	Any ID code of 10 bytes
010C4H to 010CDH	


#### 25.3 Securing of User Resources

To perform communication between the 78K0R/Kx3-L and QB-MINI2, as well as each debug function, the securing of memory space must be done beforehand.

If NEC Electronics assembler RA78K0R or compiler CC78K0R is used, the items can be set by using linker options.

#### (1) Securement of memory space

The shaded portions in Figure 25-2 are the areas reserved for placing the debug monitor program, so user programs or data cannot be allocated in these spaces. When using the on-chip debug function, these spaces must be secured so as not to be used by the user program. Moreover, this area must not be rewritten by the user program.



#### Figure 25-2. Memory Spaces Where Debug Monitor Programs Are Allocated

Notes 1. Address differs depending on products as follows.

Products (): Internal ROM	Address of Note 1
μPD78F1000 (16 KB)	03C00H to 03FFFH
μPD78F1001, 78F1004, 78F1007 (32 KB)	07C00H to 07FFFH
μPD78F1002, 78F1005, 78F1008 (48 KB)	0BC00H to 0BFFFH
μPD78F1003, 78F1006, 78F1009 (64 KB)	0FC00H to 0FFFFH

2. In debugging, reset vector is rewritten to address allocated to a monitor program.

**3.** Since this area is allocated immediately before the stack area, the address of this area varies depending on the stack increase and decrease. That is, 6 extra bytes are consumed for the stack area used.

For details of the way to secure of the memory space, refer to the QB-MINI2 On-Chip Debug Emulator with Programming Function User's Manual (U18371E).

#### CHAPTER 26 BCD CORRECTION CIRCUIT

#### 26.1 BCD Correction Circuit Function

The result of addition/subtraction of the BCD (binary-coded decimal) code and BCD code can be obtained as BCD code with this circuit.

The decimal correction operation result is obtained by performing addition/subtraction having the A register as the operand and then adding/ subtracting the BCDADJ register.

#### 26.2 Registers Used by BCD Correction Circuit

The BCD correction circuit uses the following registers.

• BCD correction result register (BCDADJ)

#### (1) BCD correction result register (BCDADJ)

The BCDADJ register stores correction values for obtaining the add/subtract result as BCD code through add/subtract instructions using the A register as the operand.

The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags.

BCDADJ is read by an 8-bit memory manipulation instruction. Reset input sets this register to undefined.

reset input sets this register to undefined.

#### Figure 26-1. Format of BCD Correction Result Register (BCDADJ)

Address: F00	FEH Af	fter reset	t: undefined	R					
Symbol	7		6	5	4	3	2	1	0
BCDADJ									

#### 26.3 BCD Correction Circuit Operation

The basic operation of the BCD correction circuit is as follows.

- (1) Addition: Calculating the result of adding a BCD code value and another BCD code value by using a BCD code value
  - <1> The BCD code value to which addition is performed is stored in the A register.
  - <2> By adding the value of the A register and the second operand (value of one more BCD code to be added) as are in binary, the binary operation result is stored in the A register and the correction value is stored in the BCDADJ register.
  - <3> Decimal correction is performed by adding in binary the value of the A register (addition result in binary) and the BCDADJ register (correction value), and the correction result is stored in the A register and CY register.
    - Caution The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags. Therefore, execute the instruction <3> after the instruction <2> instead of executing any other instructions. To perform BCD correction in the interrupt enabled state, saving and restoring the A register is required within the interrupt function. PSW (CY flag and AC flag) is restored by the RETI instruction.

An example is shown below.

Examples 1: 99 + 89 = 188

Instruction		A Register	CY Register	AC Flag	BCDADJ Register
MOV A, #99H	; <1>	99H	-	-	—
ADD A, #89H	; <2>	22H	1	1	66H
ADD A, !BCDADJ	; <3>	88H	1	0	_

Examples 2: 85 + 15 = 100

Instruction		A Register	CY Register	AC Flag	BCDADJ Register
MOV A, #85H	; <1>	85H	-	-	-
ADD A, #15H	; <2>	9AH	0	0	06H
ADD A, !BCDADJ	; <3>	00H	1	1	-

Examples 3: 80 + 80 = 160

Instruction		A Register	CY Register	AC Flag	BCDADJ Register
MOV A, #80H	; <1>	80H	-	-	-
ADD A, #80H	; <2>	00H	1	0	60H
ADD A, !BCDADJ	; <3>	60H	1	0	—

- (2) Subtraction: Calculating the result of subtracting a BCD code value from another BCD code value by using a BCD code value
  - <1> The BCD code value from which subtraction is performed is stored in the A register.
  - <2> By subtracting the value of the second operand (value of BCD code to be subtracted) from the A register as is in binary, the calculation result in binary is stored in the A register, and the correction value is stored in the BCDADJ register.
  - <3> Decimal correction is performed by subtracting the value of the BCDADJ register (correction value) from the A register (subtraction result in binary) in binary, and the correction result is stored in the A register and CY register.
    - Caution The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags. Therefore, execute the instruction <3> after the instruction <2> instead of executing any other instructions. To perform BCD correction in the interrupt enabled state, saving and restoring the A register is required within the interrupt function. PSW (CY flag and AC flag) is restored by the RETI instruction.

An example is shown below.

Example: 91 - 52 = 39

Instructior	١	A Register	CY Register	AC Flag	BCDADJ Register
MOV A, #91H	; <1>	91H	-	-	-
SUB A, #52H	; <2>	3FH	0	1	06H
SUB A, !BCDADJ	; <3>	39H	0	0	—

#### **CHAPTER 27 INSTRUCTION SET**

This chapter lists the instructions in the 78K0R microcontroller instruction set. For details of each operation and operation code, refer to the separate document **78K0R Microcontrollers Instructions User's Manual (U17792E)**.

**Remark** The shaded parts of the tables in **Table 27-5 Operation List** indicate the operation or instruction format that is newly added for the 78K0R microcontrollers.

#### 27.1 Conventions Used in Operation List

#### 27.1.1 Operand identifiers and specification methods

Operands are described in the "Operand" column of each instruction in accordance with the description method of the instruction operand identifier (refer to the assembler specifications for details). When there are two or more description methods, select one of them. Alphabetic letters in capitals and the symbols, #, !, !!, \$, \$!, [], and ES: are keywords and are described as they are. Each symbol has the following meaning.

- #: Immediate data specification
- !: 16-bit absolute address specification
- !!: 20-bit absolute address specification
- \$: 8-bit relative address specification
- \$1: 16-bit relative address specification
- []: Indirect address specification
- ES:: Extension address specification

In the case of immediate data, describe an appropriate numeric value or a label. When using a label, be sure to describe the #, !, !!, \$, \$!, [], and ES: symbols.

For operand register identifiers, r and rp, either function names (X, A, C, etc.) or absolute names (names in parentheses in the table below, R0, R1, R2, etc.) can be used for description.

Identifier	Description Method
r	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7)
rp	AX (RP0), BC (RP1), DE (RP2), HL (RP3)
sfr	Special-function register symbol (SFR symbol)
sfrp	Special-function register symbols (16-bit manipulatable SFR symbol. Even addresses only ^{Note} )
saddr	FFE20H to FFF1FH Immediate data or labels
saddrp	FFE20H to FF1FH Immediate data or labels (even addresses only ^{Note} )
addr20	00000H to FFFFFH Immediate data or labels
addr16	0000H to FFFFH Immediate data or labels (only even addresses for 16-bit data transfer instructions ^{Note} )
addr5	0080H to 00BFH Immediate data or labels (even addresses only)
word	16-bit immediate data or label
byte	8-bit immediate data or label
bit	3-bit immediate data or label
RBn	RB0 to RB3

Table 27-1. Operand Identifiers and Specification Methods

**Note** Bit 0 = 0 when an odd address is specified.

Remark For special-function register symbol, see Table 3-5 SFR List and Table 3-6 Extended SFR (2nd SFR) List.

#### 27.1.2 Description of operation column

The operation when the instruction is executed is shown in the "Operation" column using the following symbols.

Symbol	Function
A	A register; 8-bit accumulator
х	X register
В	B register
С	C register
D	D register
E	E register
н	H register
L	L register
ES	ES register
CS	CS register
AX	AX register pair; 16-bit accumulator
BC	BC register pair
DE	DE register pair
HL	HL register pair
PC	Program counter
SP	Stack pointer
PSW	Program status word
CY	Carry flag
AC	Auxiliary carry flag
Z	Zero flag
RBS	Register bank select flag
IE	Interrupt request enable flag
0	Memory contents indicated by address or register contents in parentheses
XH, XL	16-bit registers: $X_H$ = higher 8 bits, $X_L$ = lower 8 bits
Xs, Xh, Xl	20-bit registers: $X_S =$ (bits 19 to 16), $X_H =$ (bits 15 to 8), $X_L =$ (bits 7 to 0)
^	Logical product (AND)
V	Logical sum (OR)
¥	Exclusive logical sum (exclusive OR)
-	Inverted data
addr5	16-bit immediate data (even addresses only in 0080H to 00BFH)
addr16	16-bit immediate data
addr20	20-bit immediate data
jdisp8	Signed 8-bit data (displacement value)
jdisp16	Signed 16-bit data (displacement value)

Table 27-2.	Symbols	in "O	peration"	Column
-------------	---------	-------	-----------	--------

#### 27.1.3 Description of flag operation column

The change of the flag value when the instruction is executed is shown in the "Flag" column using the following symbols.

Symbol	Change of Flag Value
(Blank)	Unchanged
0	Cleared to 0
1	Set to 1
×	Set/cleared according to the result
R	Previously saved value is restored

Table 27-3. Symbols in "Flag" Column

#### 27.1.4 PREFIX instruction

Instructions with "ES:" have a PREFIX operation code as a prefix to extend the accessible data area to the 1 MB space (00000H to FFFFFH), by adding the ES register value to the 64 KB space from F0000H to FFFFFH. When a PREFIX operation code is attached as a prefix to the target instruction, only one instruction immediately after the PREFIX operation code is executed as the addresses with the ES register value added.

Table 27-4. Use Example of PREFIX Operation Code

Instruction	Opcode							
	1	2 3		4	5			
MOV !addr16, #byte	CFH	!ado	!addr16		r16 #byte		_	
MOV ES: laddr16, #byte	11H	CFH	!ado	dr16	#byte			
MOV A, [HL]	8BH	-	_	_	_			
MOV A, ES:[HL]	11H	8BH	-	-	-			

Caution Set the ES register value with MOV ES, A, etc., before executing the PREFIX instruction.

#### 27.2 Operation List

Instruction	Mnemonic	Operands	Bytes	Clo	ocks	Operation		Flag	g
Group			Note 1	Note 2		Z	AC	; CY	
8-bit data MOV	MOV	r, #byte	2	1	_	r ← byte			
transfer		saddr, #byte	3	1	-	(saddr) ← byte			
		sfr, #byte	3	1	_	sfr ← byte			
		!addr16, #byte	4	1	_	(addr16) ← byte			
		A, r	³ 1	1	-	A ← r			
		r, A ^{Note}	³ 1	1	-	r ← A			
		A, saddr	2	1	-	$A \leftarrow (saddr)$			
		saddr, A	2	1	-	(saddr) ← A			
		A, sfr	2	1	-	A ← sfr			
		sfr, A	2	1	-	sfr ← A			
		A, !addr16	3	1	4	$A \leftarrow (addr16)$			
		!addr16, A	3	1	-	(addr16) ← A			
		PSW, #byte	3	3	-	PSW ← byte	×	×	×
		A, PSW	2	1	-	A ← PSW			
		PSW, A	2	3	-	PSW ← A	×	×	×
		ES, #byte	2	1	-	ES ← byte			
		ES, saddr	3	1	-	$ES \leftarrow (saddr)$			
		A, ES	2	1	-	$A \leftarrow ES$			
		ES, A	2	1	-	ES ← A			
		CS, #byte	3	1	-	CS ← byte			
		A, CS	2	1	-	A ← CS			
		CS, A	2	1	-	$CS \leftarrow A$			
		A, [DE]	1	1	4	$A \leftarrow (DE)$			
		[DE], A	1	1	-	$(DE) \leftarrow A$			
		[DE + byte], #byte	3	1	-	(DE + byte) ← byte			
		A, [DE + byte]	2	1	4	$A \leftarrow (DE + byte)$			
		[DE + byte], A	2	1	-	(DE + byte) ← A			
		A, [HL]	1	1	4	$A \leftarrow (HL)$			
		[HL], A	1	1	_	$(HL) \gets A$			
		[HL + byte], #byte	3	1	-	(HL + byte) ← byte			

Table 27-5. Operation List (1/17)

Notes 1. When the internal RAM area or SFR area is accessed, or for an instruction with no data access.

2. When the program memory area is accessed.

3. Except r = A

- **Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the system clock control register (CKC).
  - 2. This number of clocks is for when the program is in the internal ROM (flash memory) area.

Instruction Mnemonic Group		Operands	Bytes	Clocks		Operation	Flag	
				Note 1	Note 2		Z	AC CY
8-bit data	MOV	A, [HL + byte]	2	1	4	A ← (HL + byte)		
transfer		[HL + byte], A	2	1	-	(HL + byte) ← A		
		A, [HL + B]	2	1	4	A ← (HL + B)		
		[HL + B], A	2	1	-	$(HL + B) \leftarrow A$		
		A, [HL + C]	2	1	4	$A \leftarrow (HL + C)$		
		[HL + C], A	2	1	-	$(HL + C) \leftarrow A$		
		word[B], #byte	4	1	-	(B + word) ← byte		
		A, word[B]	3	1	4	$A \leftarrow (B + word)$		
		word[B], A	3	1	-	$(B + word) \leftarrow A$		
		word[C], #byte	4	1	-	$(C + word) \leftarrow byte$		
		A, word[C]	3	1	4	$A \leftarrow (C + word)$		
		word[C], A	3	1	-	$(C + word) \leftarrow A$		
		word[BC], #byte	4	1	-	$(BC + word) \leftarrow byte$		
		A, word[BC]	3	1	4	$A \leftarrow (BC + word)$		
		word[BC], A	3	1	-	$(BC + word) \leftarrow A$		
		[SP + byte], #byte	3	1	-	(SP + byte) ← byte		
		A, [SP + byte]	2	1	-	$A \leftarrow (SP + byte)$		
		[SP + byte], A	2	1	-	(SP + byte) ← A		
		B, saddr	2	1	_	$B \leftarrow (saddr)$		
		B, laddr16	3	1	4	$B \leftarrow (addr16)$		
		C, saddr	2	1	-	$C \leftarrow (saddr)$		
		C, laddr16	3	1	4	$C \leftarrow (addr16)$		
		X, saddr	2	1	-	$X \leftarrow (saddr)$		
		X, !addr16	3	1	4	$X \leftarrow (addr16)$		
		ES:laddr16, #byte	5	2	-	(ES, addr16) ← byte		
		A, ES:!addr16	4	2	5	$A \leftarrow (ES, addr16)$		
		ES:laddr16, A	4	2	-	(ES, addr16) ← A		
		A, ES:[DE]	2	2	5	$A \leftarrow (ES, DE)$		
		ES:[DE], A	2	2	_	$(ES,DE) \gets A$		
		ES:[DE + byte],#byte	4	2	-	$((ES, DE) + byte) \leftarrow byte$		
		A, ES:[DE + byte]	3	2	5	$A \leftarrow ((ES, DE) + byte)$		
		ES:[DE + byte], A	3	2	-	((ES, DE) + byte) ← A		

Table 27-5. Operation List (2/17)

2. When the program memory area is accessed.

**Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the system clock control register (CKC).

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag
Group				Note 1	Note 2		Z	AC CY
8-bit data	MOV	A, ES:[HL]	2	2	5	$A \leftarrow (ES, HL)$		
transfer		ES:[HL], A	2	2	_	(ES, HL) ← A		
		ES:[HL + byte],#byte	4	2	_	$((ES, HL) + byte) \leftarrow byte$		
		A, ES:[HL + byte]	3	2	5	$A \leftarrow ((ES, HL) + byte)$		
		ES:[HL + byte], A	3	2	-	((ES, HL) + byte) ← A		
		A, ES:[HL + B]	3	2	5	$A \leftarrow ((ES, HL) + B)$		
		ES:[HL + B], A	3	2	-	$((ES,HL)+B)\leftarrowA$		
		A, ES:[HL + C]	3	2	5	$A \leftarrow ((ES, HL) + C)$		
		ES:[HL + C], A	3	2	_	$((ES,HL)+C)\leftarrowA$		
		ES:word[B], #byte	5	2	-	$((ES, B) + word) \leftarrow byte$		
		A, ES:word[B]	4	2	5	$A \leftarrow ((ES, B) + word)$		
		ES:word[B], A	4	2	-	$((ES,B) + word) \leftarrow A$		
		ES:word[C], #byte	5	2	-	$((ES, C) + word) \leftarrow byte$		
		A, ES:word[C]	4	2	5	$A \leftarrow ((ES,C) + word)$		
		ES:word[C], A	4	2	-	$((ES, C) + word) \leftarrow A$		
		ES:word[BC], #byte	5	2	-	$((ES, BC) + word) \leftarrow byte$		
		A, ES:word[BC]	4	2	5	$A \leftarrow ((ES, BC) + word)$		
		ES:word[BC], A	4	2	-	$((ES, BC) + word) \leftarrow A$		
		B, ES:laddr16	4	2	5	$B \leftarrow (ES, addr16)$		
		C, ES:!addr16	4	2	5	$C \leftarrow (ES, addr16)$		
		X, ES:!addr16	4	2	5	$X \leftarrow (ES, addr16)$		
	ХСН	A, r Note 3	1 (r = X) 2 (other than r = X)	1	_	$A \leftarrow \rightarrow r$		
		A, saddr	3	2	-	$A \leftarrow \rightarrow (saddr)$		
		A, sfr	3	2	1	$A \leftarrow \rightarrow sfr$		
		A, !addr16	4	2	-	$A \leftarrow \rightarrow (addr16)$		
		A, [DE]	2	2	1	$A \longleftrightarrow (DE)$		
		A, [DE + byte]	3	2	-	$A \leftarrow \rightarrow (DE + byte)$		
		A, [HL]	2	2	-	$A \longleftrightarrow (HL)$		
		A, [HL + byte]	3	2	_	$A \leftarrow \rightarrow (HL + byte)$		
		A, [HL + B]	2	2	_	$A \longleftrightarrow (HL + B)$		
		A, [HL + C]	2	2	_	$A \longleftrightarrow (HL + C)$		

Table 27-5. Operation List (3/17)

- 2. When the program memory area is accessed.
- 3. Except r = A
- **Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the system clock control register (CKC).
  - 2. This number of clocks is for when the program is in the internal ROM (flash memory) area.

Instruction	Mnemonic	nemonic Operands		Clo	cks	Operation		Flag
Group				Note 1	Note 2		Z	AC CY
8-bit data	ХСН	A, ES:!addr16	5	3	-	$A \leftarrow \rightarrow (ES, addr16)$		
transfer		A, ES:[DE]	3	3	_	$A \leftarrow \rightarrow (ES, DE)$		
		A, ES:[DE + byte]	4	3	_	$A \leftarrow \rightarrow ((ES, DE) + byte)$		
		A, ES:[HL]	3	3	-	$A \leftarrow \rightarrow (ES, HL)$		
		A, ES:[HL + byte]	4	3	-	$A \leftarrow \rightarrow ((ES, HL) + byte)$		
		A, ES:[HL + B]	3	3	-	$A \longleftrightarrow ((ES, HL) + B)$		
		A, ES:[HL + C]	3	3	-	$A \longleftrightarrow ((ES, HL) + C)$		
	ONEB	А	1	1	-	A ← 01H		
		х	1	1	-	X ← 01H		
		В	1	1	-	B ← 01H		
		С	1	1	_	C ← 01H		
		saddr	2	1	-	(saddr) ← 01H		
		!addr16	3	1	_	(addr16) ← 01H		
		ES:!addr16	4	2	_	(ES, addr16) ← 01H		
	CLRB	А	1	1	_	A ← 00H		
		х	1	1	-	X ← 00H		
		В	1	1	-	B ← 00H		
		С	1	1	-	C ← 00H		
		saddr	2	1	-	(saddr) ← 00H		
		!addr16	3	1	_	(addr16) ← 00H		
		ES:!addr16	4	2	_	(ES,addr16) ← 00H		
	MOVS	[HL + byte], X	3	1	-	(HL + byte) ← X	×	×
		ES:[HL + byte], X	4	2	-	(ES, HL + byte) $\leftarrow$ X	×	×
16-bit	MOVW	rp, #word	3	1	-	$rp \leftarrow word$		
data		saddrp, #word	4	1	-	$(saddrp) \leftarrow word$		
transfer		sfrp, #word	4	1	-	$sfrp \leftarrow word$		
		AX, saddrp	2	1	-	$AX \leftarrow (saddrp)$		
		saddrp, AX	2	1	-	$(saddrp) \leftarrow AX$		
		AX, sfrp	2	1	-	$AX \leftarrow sfrp$		
		sfrp, AX	2	1	-	$sfrp \leftarrow AX$		
		AX, rp Note 3	1	1	-	$AX \leftarrow rp$		
		rp, AX Note 3	1	1	-	rp ← AX		

Table 27-5. Operation I	List	(4/17)
-------------------------	------	--------

2. When the program memory area is accessed.

**3.** Except rp = AX

**Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the system clock control register (CKC).

Instruction	Mnemonic	nic Operands	Bytes	Clocks		Operation	Flag		
Group				Note 1	Note 2		Z	AC CY	
16-bit	MOVW	AX, !addr16	3	1	4	$AX \leftarrow (addr16)$			
data		!addr16, AX	3	1	_	$(addr16) \leftarrow AX$			
transfer		AX, [DE]	1	1	4	$AX \leftarrow (DE)$			
		[DE], AX	1	1	-	$(DE) \leftarrow AX$			
		AX, [DE + byte]	2	1	4	AX ← (DE + byte)			
		[DE + byte], AX	2	1	_	(DE + byte) ← AX			
		AX, [HL]	1	1	4	$AX \leftarrow (HL)$			
		[HL], AX	1	1	_	$(HL) \leftarrow AX$			
		AX, [HL + byte]	2	1	4	AX ← (HL + byte)			
		[HL + byte], AX	2	1	_	(HL + byte) ← AX			
		AX, word[B]	3	1	4	$AX \leftarrow (B + word)$			
		word[B], AX	3	1	-	$(B + word) \leftarrow AX$			
		AX, word[C]	3	1	4	$AX \leftarrow (C + word)$			
		word[C], AX	3	1	-	$(C + word) \leftarrow AX$			
		AX, word[BC]	3	1	4	$AX \leftarrow (BC + word)$			
		word[BC], AX	3	1	-	$(BC + word) \leftarrow AX$			
		AX, [SP + byte]	2	1	-	$AX \leftarrow (SP + byte)$			
		[SP + byte], AX	2	1	-	(SP + byte) ← AX			
		BC, saddrp	2	1	-	$BC \leftarrow (saddrp)$			
		BC, !addr16	3	1	4	$BC \leftarrow (addr16)$			
		DE, saddrp	2	1	-	$DE \leftarrow (saddrp)$			
		DE, !addr16	3	1	4	DE ← (addr16)			
		HL, saddrp	2	1	-	$HL \leftarrow (saddrp)$			
		HL, !addr16	3	1	4	$HL \leftarrow (addr16)$			
		AX, ES:!addr16	4	2	5	$AX \leftarrow (ES, addr16)$			
		ES:!addr16, AX	4	2	-	(ES, addr16) $\leftarrow$ AX			
		AX, ES:[DE]	2	2	5	$AX \leftarrow (ES,DE)$			
		ES:[DE], AX	2	2	_	$(ES,DE) \gets AX$			
		AX, ES:[DE + byte]	3	2	5	$AX \leftarrow ((ES, DE) + byte)$			
		ES:[DE + byte], AX	3	2	-	$((ES,DE) + byte) \leftarrow AX$			
		AX, ES:[HL]	2	2	5	$AX \leftarrow (ES, HL)$			
		ES:[HL], AX	2	2	_	$(ES,HL) \leftarrow AX$			

Table 27-5.	Operation	ict (5/17)
Table 27-5.	Operation	

2. When the program memory area is accessed.

- **Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the system clock control register (CKC).
  - 2. This number of clocks is for when the program is in the internal ROM (flash memory) area.

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag	J
Group				Note 1	Note 2		Z	AC	CY
16-bit	MOVW	AX, ES:[HL + byte]	3	2	5	$AX \leftarrow ((ES, HL) + byte)$			
data		ES:[HL + byte], AX	3	2	-	((ES, HL) + byte) ← AX			
transfer		AX, ES:word[B]	4	2	5	$AX \leftarrow ((ES, B) + word)$			
		ES:word[B], AX	4	2	-	$((ES, B) + word) \leftarrow AX$			
		AX, ES:word[C]	4	2	5	$AX \leftarrow ((ES, C) + word)$			
		ES:word[C], AX	4	2	-	$((ES, C) + word) \leftarrow AX$			
		AX, ES:word[BC]	4	2	5	$AX \leftarrow ((ES, BC) + word)$			
		ES:word[BC], AX	4	2	-	$((ES, BC) + word) \leftarrow AX$			
		BC, ES:laddr16	4	2	5	$BC \leftarrow (ES, addr16)$			
		DE, ES:laddr16	4	2	5	$DE \leftarrow (ES, addr16)$			
		HL, ES:!addr16	4	2	5	$HL \leftarrow (ES, addr16)$			
XCHW	XCHW	AX, rp Note 3	1	1	-	$AX \leftarrow \rightarrow rp$			
	ONEW	AX	1	1	-	AX ← 0001H			
		BC	1	1	-	BC ← 0001H			
	CLRW	AX	1	1	-	AX ← 0000H			
		BC	1	1	-	BC ← 0000H			
8-bit	ADD	A, #byte	2	1	-	A, CY $\leftarrow$ A + byte	×	×	×
operation		saddr, #byte	3	2	-	(saddr), CY $\leftarrow$ (saddr) + byte	×	×	×
		A, r	2	1	-	A, CY ← A + r	×	×	×
		r, A	2	1	-	r, CY ← r + A	×	×	×
		A, saddr	2	1	-	A, CY $\leftarrow$ A + (saddr)	×	×	×
		A, !addr16	3	1	4	A, CY $\leftarrow$ A + (addr16)	×	×	×
		A, [HL]	1	1	4	A, CY $\leftarrow$ A + (HL)	×	×	×
		A, [HL + byte]	2	1	4	A, CY $\leftarrow$ A + (HL + byte)	×	×	×
		A, [HL + B]	2	1	4	A, CY $\leftarrow$ A + (HL + B)	×	×	×
		A, [HL + C]	2	1	4	$A, CY \leftarrow A + (HL + C)$	×	×	×
		A, ES:!addr16	4	2	5	A, CY $\leftarrow$ A + (ES, addr16)	×	×	×
		A, ES:[HL]	2	2	5	$A,CY \leftarrow A + (ES,HL)$	×	×	×
		A, ES:[HL + byte]	3	2	5	$A,CY \leftarrow A + ((ES,HL) + byte)$	×	×	×
		A, ES:[HL + B]	3	2	5	$A,CY \gets A + ((ES,HL) + B)$	×	×	×
		A, ES:[HL + C]	3	2	5	$A,CY \gets A + ((ES,HL) + C)$	×	×	×

Table 27-5.	Operation	List (6/17)
-------------	-----------	-------------

2. When the program memory area is accessed.

3. Except rp = AX

4. Except r = A

**Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the system clock control register (CKC).

Instruction	Mnemonic	Operands	Bytes	Clocks Operation		Operation		Flag	J
Group				Note 1	Note 2		Z	AC	CY
8-bit	ADDC	A, #byte	2	1	-	A, CY $\leftarrow$ A + byte + CY	×	×	×
operation		saddr, #byte	3	2	-	(saddr), CY $\leftarrow$ (saddr) + byte + CY	×	×	×
		A, r	2	1	-	$A,CY \leftarrow A + r + CY$	×	×	×
		r, A	2	1	-	$r, CY \leftarrow r + A + CY$	×	×	×
		A, saddr	2	1	-	A, CY $\leftarrow$ A + (saddr) + CY	×	×	×
		A, !addr16	3	1	4	A, CY $\leftarrow$ A + (addr16) + CY	×	×	×
		A, [HL]	1	1	4	$A,CY \leftarrow A + (HL) + CY$	×	×	×
		A, [HL + byte]	2	1	4	A, CY $\leftarrow$ A + (HL + byte) + CY	×	×	×
		A, [HL + B]	2	1	4	$A,CY \leftarrow A + (HL + B) + CY$	×	×	×
		A, [HL + C]	2	1	4	$A,CY \leftarrow A + (HL + C) + CY$	×	×	×
		A, ES:!addr16	4	2	5	A, CY $\leftarrow$ A + (ES, addr16) + CY	×	×	×
		A, ES:[HL]	2	2	5	A, CY $\leftarrow$ A + (ES, HL) + CY	×	×	×
		A, ES:[HL + byte]	3	2	5	A, CY $\leftarrow$ A + ((ES, HL) + byte) + CY	×	×	×
		A, ES:[HL + B]	3	2	5	$A,CY \leftarrow A + ((ES,HL) + B) + CY$	×	×	×
		A, ES:[HL + C]	3	2	5	$A,CY \leftarrow A + ((ES,HL) + C) + CY$	×	×	×
	SUB	A, #byte	2	1	-	A, CY $\leftarrow$ A – byte	×	×	×
		saddr, #byte	3	2	-	(saddr), CY $\leftarrow$ (saddr) – byte	×	×	×
		A, r Note 3	2	1	-	A, CY ← A − r	×	×	×
		r, A	2	1	-	r, CY ← r – A	×	х	×
		A, saddr	2	1	-	A, CY $\leftarrow$ A – (saddr)	×	×	×
		A, !addr16	3	1	4	A, CY $\leftarrow$ A – (addr16)	×	x	×
		A, [HL]	1	1	4	A, CY $\leftarrow$ A – (HL)	×	×	×
		A, [HL + byte]	2	1	4	A, CY $\leftarrow$ A – (HL + byte)	×	x	×
		A, [HL + B]	2	1	4	A, CY $\leftarrow$ A – (HL + B)	×	x	×
		A, [HL + C]	2	1	4	$A,CY \leftarrow A - (HL + C)$	×	×	×
		A, ES:!addr16	4	2	5	A, CY $\leftarrow$ A – (ES:addr16)	×	×	×
		A, ES:[HL]	2	2	5	A, CY $\leftarrow$ A – (ES:HL)	×	×	×
		A, ES:[HL + byte]	3	2	5	A, CY $\leftarrow$ A – ((ES:HL) + byte)	×	×	×
		A, ES:[HL + B]	3	2	5	A, CY $\leftarrow$ A – ((ES:HL) + B)	×	×	×
		A, ES:[HL + C]	3	2	5	A, CY $\leftarrow$ A – ((ES:HL) + C)	×	×	×

Table 27-5	<b>Operation List</b>	(7/17)
I able 27 - 5.		(1) (1)

2. When the program memory area is accessed.

3. Except r = A

**Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the system clock control register (CKC).

Instruction	Mnemonic	emonic Operands		Clo	cks	Operation		Flag	
Group				Note 1	Note 2		Z	AC	CY
8-bit	SUBC	A, #byte	2	1	-	A, CY $\leftarrow$ A – byte – CY	×	×	×
operation		saddr, #byte	3	2	-	(saddr), CY $\leftarrow$ (saddr) – byte – CY	×	×	×
		A, r	2	1	-	$A,CY \leftarrow A - r - CY$	×	×	×
		r, A	2	1	-	$r, CY \leftarrow r - A - CY$	×	×	×
		A, saddr	2	1	-	A, CY $\leftarrow$ A – (saddr) – CY	×	×	×
		A, laddr16	3	1	4	A, CY $\leftarrow$ A – (addr16) – CY	×	×	×
		A, [HL]	1	1	4	A, CY $\leftarrow$ A – (HL) – CY	×	×	×
		A, [HL + byte]	2	1	4	A, CY $\leftarrow$ A – (HL + byte) – CY	×	×	×
		A, [HL + B]	2	1	4	A, CY $\leftarrow$ A – (HL + B) – CY	×	×	×
		A, [HL + C]	2	1	4	$A,CY \leftarrow A - (HL + C) - CY$	×	×	×
		A, ES:!addr16	4	2	5	A, CY $\leftarrow$ A – (ES:addr16) – CY	×	×	×
		A, ES:[HL]	2	2	5	A, CY $\leftarrow$ A – (ES:HL) – CY	×	×	×
		A, ES:[HL + byte]	3	2	5	A, CY $\leftarrow$ A – ((ES:HL) + byte) – CY	×	×	×
		A, ES:[HL + B]	3	2	5	$A,CY \leftarrow A - ((ES{:}HL) + B) - CY$	×	×	×
		A, ES:[HL + C]	3	2	5	$A,CY \leftarrow A - ((ES:HL) + C) - CY$	×	×	×
	AND	A, #byte	2	1	-	$A \leftarrow A \land byte$	×		
		saddr, #byte	3	2	-	(saddr) $\leftarrow$ (saddr) $\land$ byte	×		
		A, r	2	1	-	$A \leftarrow A \wedge r$	×		
		r, A	2	1	-	$r \leftarrow r \wedge A$	×		
		A, saddr	2	1	-	$A \leftarrow A \land (saddr)$	×		
		A, !addr16	3	1	4	$A \leftarrow A \land (addr16)$	×		
		A, [HL]	1	1	4	$A \leftarrow A \land (HL)$	×		
		A, [HL + byte]	2	1	4	$A \leftarrow A \land (HL + byte)$	×		
		A, [HL + B]	2	1	4	$A \leftarrow A \land (HL + B)$	×		
		A, [HL + C]	2	1	4	$A \leftarrow A \land (HL + C)$	×		
		A, ES:!addr16	4	2	5	$A \leftarrow A \land (ES:addr16)$	×		
		A, ES:[HL]	2	2	5	$A \leftarrow A \land (ES:HL)$	×		
		A, ES:[HL + byte]	3	2	5	$A \leftarrow A \land ((ES:HL) + byte)$	×		
		A, ES:[HL + B]	3	2	5	$A \leftarrow A \land ((ES:HL) + B)$	×		
		A, ES:[HL + C]	3	2	5	$A \leftarrow A \land ((ES:HL) + C)$	×		

 Table 27-5.
 Operation List (8/17)

2. When the program memory area is accessed.

3. Except r = A

**Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the system clock control register (CKC).

Instruction	Mnemonic	Inemonic Operands		Clo	ocks	Operation	Flag	
Group				Note 1	Note 2		Z AC CY	
8-bit	OR	A, #byte	2	1	_	$A \leftarrow A \lor byte$	×	
operation		saddr, #byte	3	2	-	$(saddr) \leftarrow (saddr) \lor byte$	×	
		A, r	2	1	_	$A \leftarrow A \lor r$	×	
		r, A	2	1	-	$r \leftarrow r \lor A$	×	
		A, saddr	2	1	-	$A \leftarrow A \lor (saddr)$	×	
		A, !addr16	3	1	4	$A \leftarrow A \lor (addr16)$	×	
		A, [HL]	1	1	4	$A \leftarrow A \lor (HL)$	×	
		A, [HL + byte]	2	1	4	$A \leftarrow A \lor (HL + byte)$	×	
		A, [HL + B]	2	1	4	$A \leftarrow A \lor (HL + B)$	×	
		A, [HL + C]	2	1	4	$A \leftarrow A \lor (HL + C)$	×	
		A, ES:!addr16	4	2	5	$A \leftarrow A \lor (ES:addr16)$	×	
		A, ES:[HL]	2	2	5	$A \leftarrow A \lor (ES:HL)$	×	
		A, ES:[HL + byte]	3	2	5	$A \leftarrow A \lor ((ES:HL) + byte)$	×	
		A, ES:[HL + B]	3	2	5	$A \leftarrow A \lor ((ES:HL) + B)$	×	
		A, ES:[HL + C]	3	2	5	$A \leftarrow A \lor ((ES:HL) + C)$	×	
	XOR	A, #byte	2	1	-	$A \leftarrow A + byte$	×	
		saddr, #byte	3	2	-	$(saddr) \leftarrow (saddr) + byte$	×	
		A, r Note 3	2	1	-	$A \leftarrow A \nleftrightarrow r$	×	
		r, A	2	1	-	$r \leftarrow r \neq A$	×	
		A, saddr	2	1	-	$A \leftarrow A \leftrightarrow (saddr)$	×	
		A, !addr16	3	1	4	$A \leftarrow A \leftrightarrow (addr16)$	×	
		A, [HL]	1	1	4	$A \leftarrow A \nleftrightarrow (HL)$	×	
		A, [HL + byte]	2	1	4	$A \leftarrow A \leftrightarrow (HL + byte)$	×	
		A, [HL + B]	2	1	4	$A \leftarrow A \nleftrightarrow (HL + B)$	×	
		A, [HL + C]	2	1	4	$A \leftarrow A \nleftrightarrow (HL + C)$	×	
		A, ES:!addr16	4	2	5	$A \leftarrow A \neq (ES:addr16)$	×	
		A, ES:[HL]	2	2	5	$A \leftarrow A \nleftrightarrow (ES:HL)$	×	
		A, ES:[HL + byte]	3	2	5	$A \leftarrow A \nleftrightarrow ((ES:HL) + byte)$	×	
		A, ES:[HL + B]	3	2	5	$A \leftarrow A \nleftrightarrow ((ES:HL) + B)$	×	
		A, ES:[HL + C]	3	2	5	$A \leftarrow A \nleftrightarrow ((ES:HL) + C)$	×	

Table 07 F	Oneration	l lat /	(0/17)
Table 27-5.	Operation	μισι (	9/1/)

2. When the program memory area is accessed.

3. Except r = A

**Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the system clock control register (CKC).

Instruction	Mnemonic	Operands	Bytes	Clo	ocks	Operation	Flag		
Group				Note 1	Note 2		Z	AC	CY
8-bit	CMP	A, #byte	2	1	-	A – byte	×	×	×
operation		saddr, #byte	3	1	-	(saddr) – byte	×	×	×
		A, r Note 3	2	1	-	A – r	×	×	×
		r, A	2	1	-	r – A	×	×	×
		A, saddr	2	1	-	A – (saddr)	×	×	×
		A, !addr16	3	1	4	A – (addr16)	×	×	×
		A, [HL]	1	1	4	A – (HL)	×	×	×
		A, [HL + byte]	2	1	4	A – (HL + byte)	×	×	×
		A, [HL + B]	2	1	4	A – (HL + B)	×	×	×
		A, [HL + C]	2	1	4	A – (HL + C)	×	×	×
		!addr16, #byte	4	1	4	(addr16) – byte	×	×	×
		A, ES:!addr16	4	2	5	A – (ES:addr16)	×	×	×
		A, ES:[HL]	2	2	5	A – (ES:HL)	×	×	×
		A, ES:[HL + byte]	3	2	5	A – ((ES:HL) + byte)	×	×	×
		A, ES:[HL + B]	3	2	5	A – ((ES:HL) + B)	×	×	×
		A, ES:[HL + C]	3	2	5	A – ((ES:HL) + C)	×	×	×
		ES:!addr16, #byte	5	2	5	(ES:addr16) – byte	×	×	×
	CMP0	A	1	1	-	A – 00H	×	×	×
		Х	1	1	-	X – 00H	×	×	×
		В	1	1	-	B – 00H	×	×	×
		С	1	1	-	C – 00H	×	×	×
		saddr	2	1	-	(saddr) – 00H	×	×	×
		!addr16	3	1	4	(addr16) – 00H	×	×	×
		ES:!addr16	4	2	5	(ES:addr16) – 00H	×	×	×
	CMPS	X, [HL + byte]	3	1	4	X – (HL + byte)	×	×	×
		X, ES:[HL + byte]	4	2	5	X – ((ES:HL) + byte)	×	×	×

Table 27-5. Operation List (10/17)

- 2. When the program memory area is accessed.
- 3. Except r = A
- **Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the system clock control register (CKC).
  - 2. This number of clocks is for when the program is in the internal ROM (flash memory) area.

Instruction	Mnemonic	Operands	Bytes	Clo	ocks	Operation		Flag	J
Group				Note 1	Note 2		Z	AC	CY
16-bit	ADDW	AX, #word	3	1	-	AX, CY $\leftarrow$ AX + word	×	×	×
operation		AX, AX	1	1	-	AX, CY $\leftarrow$ AX + AX	×	×	×
		AX, BC	1	1	-	AX, CY $\leftarrow$ AX + BC	×	×	×
		AX, DE	1	1	-	AX, CY $\leftarrow$ AX + DE	×	×	×
		AX, HL	1	1	-	AX, CY $\leftarrow$ AX + HL	×	×	×
		AX, saddrp	2	1	-	AX, CY $\leftarrow$ AX + (saddrp)	×	×	×
		AX, !addr16	3	1	4	AX, CY $\leftarrow$ AX + (addr16)	×	×	×
		AX, [HL+byte]	3	1	4	AX, CY $\leftarrow$ AX + (HL + byte)	×	×	×
		AX, ES:!addr16	4	2	5	AX, CY $\leftarrow$ AX + (ES:addr16)	×	×	×
		AX, ES: [HL+byte]	4	2	5	AX, CY $\leftarrow$ AX + ((ES:HL) + byte)	×	×	×
	SUBW	AX, #word	3	1	-	AX, CY $\leftarrow$ AX – word	×	×	×
		AX, BC	1	1	-	AX, CY $\leftarrow$ AX – BC	×	×	×
		AX, DE	1	1	-	AX, CY $\leftarrow$ AX – DE	×	×	×
		AX, HL	1	1	-	AX, CY $\leftarrow$ AX – HL	×	×	×
		AX, saddrp	2	1	-	AX, CY $\leftarrow$ AX – (saddrp)	×	×	×
		AX, !addr16	3	1	4	AX, CY $\leftarrow$ AX – (addr16)	×	×	×
		AX, [HL+byte]	3	1	4	AX, CY $\leftarrow$ AX – (HL + byte)	×	×	×
		AX, ES:!addr16	4	2	5	AX, CY $\leftarrow$ AX – (ES:addr16)	×	×	×
		AX, ES: [HL+byte]	4	2	5	AX, CY $\leftarrow$ AX – ((ES:HL) + byte)	×	×	×
	CMPW	AX, #word	3	1	-	AX – word	×	×	×
		AX, BC	1	1	-	AX – BC	×	×	×
		AX, DE	1	1	-	AX – DE	×	×	×
		AX, HL	1	1	_	AX – HL	×	×	×
		AX, saddrp	2	1	-	AX – (saddrp)	×	×	×
		AX, !addr16	3	1	4	AX – (addr16)	×	×	×
		AX, [HL+byte]	3	1	4	AX – (HL + byte)	×	×	×
		AX, ES:!addr16	4	2	5	AX – (ES:addr16)	×	×	×
		AX, ES: [HL+byte]	4	2	5	AX – ((ES:HL) + byte)	×	×	×
Multiply	MULU	х	1	1	-	$AX \leftarrow A \times X$			

2. When the program memory area is accessed.

**Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the system clock control register (CKC).

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag	
Group				Note 1	Note 2		Z	AC	CY
Increment/	INC	r	1	1	-	r ← r + 1	×	×	
decrement		saddr	2	2	-	$(saddr) \leftarrow (saddr) + 1$	×	×	
		!addr16	3	2	-	(addr16) ← (addr16) + 1	×	×	
		[HL+byte]	3	2	-	(HL+byte) ← (HL+byte) + 1	×	×	
		ES:!addr16	4	3	-	$(ES, addr16) \leftarrow (ES, addr16) + 1$	×	×	
		ES: [HL+byte]	4	3	_	$((ES:HL) + byte) \leftarrow ((ES:HL) + byte) + 1$	×	×	
	DEC	r	1	1	-	r ← r – 1	×	×	
		saddr	2	2	-	$(saddr) \leftarrow (saddr) - 1$	×	×	
		!addr16	3	2	-	(addr16) ← (addr16) - 1	×	×	
		[HL+byte]	3	2	-	(HL+byte) ← (HL+byte) – 1	×	×	
		ES:!addr16	4	3	-	(ES, addr16) $\leftarrow$ (ES, addr16) – 1	×	×	
		ES: [HL+byte]	4	3	-	$((ES:HL) + byte) \leftarrow ((ES:HL) + byte) - 1$	×	×	
	INCW	rp	1	1	-	rp ← rp + 1			
		saddrp	2	2	-	$(saddrp) \leftarrow (saddrp) + 1$			
		!addr16	3	2	-	$(addr16) \leftarrow (addr16) + 1$			
		[HL+byte]	3	2	_	(HL+byte) ← (HL+byte) + 1			
		ES:!addr16	4	3	-	(ES, addr16) $\leftarrow$ (ES, addr16) + 1			
		ES: [HL+byte]	4	3	-	$((ES:HL) + byte) \leftarrow ((ES:HL) + byte) + 1$			
	DECW	rp	1	1	-	rp ← rp − 1			
		saddrp	2	2	-	$(saddrp) \leftarrow (saddrp) - 1$			
		!addr16	3	2	-	(addr16) ← (addr16) – 1			
		[HL+byte]	3	2	-	(HL+byte) ← (HL+byte) – 1			
		ES:!addr16	4	3	-	(ES, addr16) $\leftarrow$ (ES, addr16) – 1			
		ES: [HL+byte]	4	3	-	$((ES:HL) + byte) \leftarrow ((ES:HL) + byte) - 1$			
Shift	SHR	A, cnt	2	1	-	$(CY \leftarrow A_0,  A_{m_{-1}} \leftarrow A_{m_1}  A_7 \leftarrow 0) \times cnt$			×
	SHRW	AX, cnt	2	1	-	$(CY \leftarrow AX_0, AX_{m-1} \leftarrow AX_m, AX_{15} \leftarrow 0) \times cnt$			×
	SHL	A, cnt	2	1	-	$(CY \leftarrow A_7, A_m \leftarrow A_{m-1}, A_0 \leftarrow 0) \times cnt$			×
		B, cnt	2	1	-	$(CY \leftarrow B_7, B_m \leftarrow B_{m-1}, B_0 \leftarrow 0) \times cnt$			×
		C, cnt	2	1	-	$(CY \leftarrow C_7, C_m \leftarrow C_{m-1}, C_0 \leftarrow 0) \times cnt$			×
	SHLW	AX, cnt	2	1	-	$(CY \leftarrow AX_{15}, AX_m \leftarrow AX_{m-1}, AX_0 \leftarrow 0) \times cnt$			×
		BC, cnt	2	1	_	$(CY \leftarrow BC_{15}, BC_m \leftarrow BC_{m-1}, BC_0 \leftarrow 0) \times cnt$			×
	SAR	A, cnt	2	1	_	$(CY \leftarrow A_0, A_{m-1} \leftarrow A_m, A_7 \leftarrow A_7) \times cnt$			×
	SARW	AX, cnt	2	1	-	$(CY \leftarrow AX_0,  AX_{m-1} \leftarrow AX_m,  AX_{15} \leftarrow AX_{15}) \times cnt$			×

Table 27-5. Operation List (12/17)	Table 27-5.	Operation	List	(12/17)
------------------------------------	-------------	-----------	------	---------

2. When the program memory area is accessed.

**Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the system clock control register (CKC).

2. This number of clocks is for when the program is in the internal ROM (flash memory) area.

3. cnt indicates the bit shift count.

Instruction	Mnemonic	Operands	Bytes	Clo	Clocks Operation		Flag	J
Group				Note 1	Note 2		Z AC	CY
Rotate	ROR	A, 1	2	1	-	$(CY, A_7 \leftarrow A_0, A_{m-1} \leftarrow A_m) \times 1$		×
	ROL	A, 1	2	1	-	$(CY, A_0 \leftarrow A_7, A_{m+1} \leftarrow A_m) \times 1$		×
	RORC	A, 1	2	1	-	$(CY \leftarrow A_0, A_7 \leftarrow CY, A_{m-1} \leftarrow A_m) \times 1$		×
	ROLC	A, 1	2	1	-	$(CY \leftarrow A_7, A_0 \leftarrow CY, A_{m+1} \leftarrow A_m) \times 1$		×
	ROLWC	AX,1	2	1	-	$(CY \leftarrow AX_{15}, AX_0 \leftarrow CY, AX_{m+1} \leftarrow AX_m) \times 1$		×
		BC,1	2	1	-	$(CY \leftarrow BC_{15}, BC_0 \leftarrow CY, BC_{m+1} \leftarrow BC_m) \times 1$		×
Bit	MOV1	CY, saddr.bit	3	1	_	$CY \leftarrow (saddr).bit$		×
manipulate		CY, sfr.bit	3	1	_	$CY \leftarrow sfr.bit$		×
		CY, A.bit	2	1	_	CY ← A.bit		×
		CY, PSW.bit	3	1	_	$CY \leftarrow PSW.bit$		×
		CY,[HL].bit	2	1	4	$CY \leftarrow (HL).bit$		×
		saddr.bit, CY	3	2	_	(saddr).bit ← CY		
		sfr.bit, CY	3	2	_	sfr.bit ← CY		
		A.bit, CY	2	1	-	$A.bit \leftarrow CY$		
		PSW.bit, CY	3	4	_	PSW.bit ← CY	× ×	
		[HL].bit, CY	2	2	_	(HL).bit ← CY		
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow (ES, HL).bit$		×
		ES:[HL].bit, CY	3	3	-	(ES, HL).bit ← CY		
	AND1	CY, saddr.bit	3	1	_	$CY \leftarrow CY \land (saddr).bit$		×
		CY, sfr.bit	3	1	-	$CY \leftarrow CY \land sfr.bit$		×
		CY, A.bit	2	1	_	$CY \leftarrow CY \land A.bit$		×
		CY, PSW.bit	3	1	_	$CY \leftarrow CY \land PSW.bit$		×
		CY,[HL].bit	2	1	4	$CY \leftarrow CY \land (HL).bit$		×
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \land (ES, HL).bit$		×
	OR1	CY, saddr.bit	3	1	-	$CY \leftarrow CY \lor (saddr).bit$		×
		CY, sfr.bit	3	1	-	$CY \leftarrow CY \lor sfr.bit$		×
		CY, A.bit	2	1	-	$CY \leftarrow CY \lor A.bit$		×
		CY, PSW.bit	3	1	-	$CY \leftarrow CY \lor PSW.bit$		×
		CY, [HL].bit	2	1	4	$CY \leftarrow CY \lor (HL).bit$		×
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \lor (ES, HL).bit$		×

Table 27-5. O	peration List (13/17)
---------------	-----------------------

2. When the program memory area is accessed.

**Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the system clock control register (CKC).

Instruction	Mnemonic	Operands	Bytes	Clocks		Operation	F		
Group				Note 1	Note 2		Z	٩C	CY
Bit	XOR1	CY, saddr.bit	3	1	-	$CY \leftarrow CY + (saddr).bit$			×
manipulate		CY, sfr.bit	3	1	-	$CY \leftarrow CY + sfr.bit$			×
		CY, A.bit	2	1	-	$CY \leftarrow CY + A.bit$			×
		CY, PSW.bit	3	1	-	$CY \leftarrow CY + PSW.bit$			×
		CY, [HL].bit	2	1	4	$CY \leftarrow CY \leftrightarrow (HL).bit$			×
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \neq (ES, HL).bit$			×
	SET1	saddr.bit	3	2	-	(saddr).bit ← 1			
		sfr.bit	3	2	-	sfr.bit ← 1			
		A.bit	2	1	-	A.bit ← 1			
		!addr16.bit	4	2	-	(addr16).bit ← 1			
		PSW.bit	3	4	-	PSW.bit ← 1	×	×	×
		[HL].bit	2	2	-	(HL).bit $\leftarrow$ 1			
		ES:!addr16.bit	5	3	-	(ES, addr16).bit ← 1			
		ES:[HL].bit	3	3	-	(ES, HL).bit ← 1			
	CLR1	saddr.bit	3	2	-	$(saddr.bit) \leftarrow 0$			
		sfr.bit	3	2	-	sfr.bit ← 0			
		A.bit	2	1	-	A.bit $\leftarrow 0$			
		!addr16.bit	4	2	-	(addr16).bit ← 0			
		PSW.bit	3	4	-	PSW.bit ← 0	×	×	×
		[HL].bit	2	2	-	(HL).bit $\leftarrow 0$			
		ES:!addr16.bit	5	3	-	(ES, addr16).bit ← 0			
		ES:[HL].bit	3	3	_	(ES, HL).bit $\leftarrow 0$			
	SET1	CY	2	1	-	CY ← 1			1
	CLR1	CY	2	1	-	CY ← 0			0
	NOT1	CY	2	1	-	$\overline{CY} \leftarrow \overline{CY}$			×

Table 27-5. Operation List (14/17)

- 2. When the program memory area is accessed.
- **Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the system clock control register (CKC).
  - 2. This number of clocks is for when the program is in the internal ROM (flash memory) area.

Instruction	Mnemonic	Operands	Bytes	Clo	ocks	Operation		Flag	J
Group				Note 1	Note 2		Z	AC	CY
Call/ return	CALL	rp	2	3	_	$(SP - 2) \leftarrow (PC + 2)_S, (SP - 3) \leftarrow (PC + 2)_H,$ $(SP - 4) \leftarrow (PC + 2)_L, PC \leftarrow CS, rp,$ $SP \leftarrow SP - 4$			
		\$!addr20	3	3	-	$(SP - 2) \leftarrow (PC + 3)s, (SP - 3) \leftarrow (PC + 3)H,$ $(SP - 4) \leftarrow (PC + 3)L, PC \leftarrow PC + 3 +$ jdisp16, $SP \leftarrow SP - 4$			
		!addr16	3	3	_	$(SP - 2) \leftarrow (PC + 3)_{S}, (SP - 3) \leftarrow (PC + 3)_{H},$ $(SP - 4) \leftarrow (PC + 3)_{L}, PC \leftarrow 0000, addr16,$ $SP \leftarrow SP - 4$			
		‼addr20	4	3	-	$(SP - 2) \leftarrow (PC + 4)_{S}, (SP - 3) \leftarrow (PC + 4)_{H},$ $(SP - 4) \leftarrow (PC + 4)_{L}, PC \leftarrow addr20,$ $SP \leftarrow SP - 4$			
	CALLT	[addr5]	2	5	_	$\begin{split} (SP-2) &\leftarrow (PC+2)s, (SP-3) \leftarrow (PC+2)H, \\ (SP-4) &\leftarrow (PC+2)L, PCs \leftarrow 0000, \\ PCH &\leftarrow (0000, addr5+1), \\ PCL &\leftarrow (0000, addr5), \\ SP &\leftarrow SP-4 \end{split}$			
	BRK	_	2	5	-	$\begin{split} &(SP-1)\leftarrow PSW,(SP-2)\leftarrow(PC+2)s,\\ &(SP-3)\leftarrow(PC+2)H,(SP-4)\leftarrow(PC+2)L,\\ &PCs\leftarrow0000,\\ &PCH\leftarrow(0007FH),PCL\leftarrow(0007EH),\\ &SP\leftarrow SP-4,IE\leftarrow0 \end{split}$			
	RET	-	1	6	-	$PC_{L} \leftarrow (SP), PC_{H} \leftarrow (SP + 1),$ $PC_{S} \leftarrow (SP + 2), SP \leftarrow SP + 4$			
	RETI	_	2	6	-	$\begin{array}{l} PC_{L} \leftarrow \ (SP),  PC_{H} \leftarrow (SP+1), \\ PC_{S} \leftarrow (SP+2),  PSW \leftarrow (SP+3), \\ SP \leftarrow SP+4 \end{array}$	R	R	R
	RETB	_	2	6	-	$\begin{array}{l} PC_{L} \leftarrow (SP),  PC_{H} \leftarrow (SP+1), \\ PC_{S} \leftarrow (SP+2),  PSW \leftarrow (SP+3), \\ SP \leftarrow SP+4 \end{array}$	R	R	R

Table 27-5. Operation List (15/17)	Table 27-5.	Operation L	List (15/17
------------------------------------	-------------	-------------	-------------

2. When the program memory area is accessed.

- **Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the system clock control register (CKC).
  - 2. This number of clocks is for when the program is in the internal ROM (flash memory) area.

Instruction	Mnemonic	Operands	Bytes	Clo	Clocks Operation			Flag	J
Group				Note 1	Note 2		Z	AC	CY
Stack manipulate	PUSH	PSW	2	1	-	$(SP - 1) \leftarrow PSW, (SP - 2) \leftarrow 00H,$ $SP \leftarrow SP - 2$			
		rp	1	1	-	$(SP - 1) \leftarrow rp_{H}, (SP - 2) \leftarrow rp_{L},$ $SP \leftarrow SP - 2$			
	POP	PSW	2	3	_	$PSW \leftarrow (SP+1),  SP \leftarrow SP+2$	R	R	R
		rp	1	1	-	$rp_{L} \leftarrow (SP), rp_{H} \leftarrow (SP + 1), SP \leftarrow SP + 2$			
	MOVW	SP, #word	4	1	-	$SP \leftarrow word$			
		SP, AX	2	1	-	$SP \leftarrow AX$			
		AX, SP	2	1	-	$AX \leftarrow SP$			
		HL, SP	3	1	_	$HL \leftarrow SP$			
		BC, SP	3	1	-	$BC \leftarrow SP$			
		DE, SP	3	1	-	$DE \leftarrow SP$			
	ADDW	SP, #byte	2	1	-	$SP \leftarrow SP + byte$			
	SUBW	SP, #byte	2	1	-	$SP \leftarrow SP - byte$			
Unconditio	BR	AX	2	3	-	$PC \leftarrow CS, AX$			
nal branch		\$addr20	2	3	-	$PC \leftarrow PC + 2 + jdisp8$			
		\$!addr20	3	3	-	$PC \leftarrow PC + 3 + jdisp16$			
		!addr16	3	3	-	PC ← 0000, addr16			
		!!addr20	4	3	-	$PC \leftarrow addr20$			
Conditional	BC	\$addr20	2	2/4 ^{Note 3}	-	$PC \leftarrow PC + 2 + jdisp8$ if $CY = 1$			
branch	BNC	\$addr20	2	2/4 ^{Note 3}	-	$PC \leftarrow PC + 2 + jdisp8$ if $CY = 0$			
	BZ	\$addr20	2	2/4 ^{Note 3}	-	$PC \leftarrow PC + 2 + jdisp8$ if $Z = 1$			
	BNZ	\$addr20	2	2/4 ^{Note 3}	_	$PC \leftarrow PC + 2 + jdisp8$ if $Z = 0$			
	BH	\$addr20	3	2/4 ^{Note 3}	-	$PC \gets PC\text{+}3\text{+}jdisp8 \text{ if } (Z \lor CY)\text{=}0$			
	BNH	\$addr20	3	2/4 ^{Note 3}	_	$PC \leftarrow PC+3+jdisp8 \text{ if } (Z \lor CY)=1$			
	вт	saddr.bit, \$addr20	4	3/5 ^{Note 3}	_	$PC \leftarrow PC + 4 + jdisp8$ if (saddr).bit = 1			
		sfr.bit, \$addr20	4	3/5 ^{Note 3}	-	$PC \leftarrow PC + 4 + jdisp8$ if sfr.bit = 1			
		A.bit, \$addr20	3	3/5 ^{Note 3}	-	$PC \leftarrow PC + 3 + jdisp8$ if A.bit = 1			
		PSW.bit, \$addr20	4	3/5 ^{Note 3}	-	$PC \leftarrow PC + 4 + jdisp8$ if PSW.bit = 1			
		[HL].bit, \$addr20	3	3/5 ^{Note 3}	6/8	$PC \leftarrow PC + 3 + jdisp8 \text{ if } (HL).bit = 1$			
		ES:[HL].bit, \$addr20	4	4/6 ^{Note 3}	7/9	$PC \leftarrow PC + 4 + jdisp8$ if (ES, HL).bit = 1			

- 2. When the program memory area is accessed.
- 3. This indicates the number of clocks "when condition is not met/when condition is met".
- **Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the system clock control register (CKC).
  - 2. This number of clocks is for when the program is in the internal ROM (flash memory) area.

Instruction	Mnemonic	Operands	Bytes	Clo	ocks	Operation		Flag	J
Group				Z	AC	CY			
Condition	BF	saddr.bit, \$addr20	4	3/5 ^{Note 3}	-	$PC \leftarrow PC + 4 + jdisp8$ if (saddr).bit = 0			
al branch		sfr.bit, \$addr20	4	3/5 ^{Note 3}	-	$PC \leftarrow PC + 4 + jdisp8$ if sfr.bit = 0			
		A.bit, \$addr20	3	3/5 ^{Note 3}	-	$PC \leftarrow PC + 3 + jdisp8$ if A.bit = 0			
		PSW.bit, \$addr20	4	3/5 ^{Note 3}	-	$PC \leftarrow PC + 4 + jdisp8$ if PSW.bit = 0			
		[HL].bit, \$addr20	3	3/5 ^{Note 3}	6/8	$PC \leftarrow PC + 3 + jdisp8$ if (HL).bit = 0			
		ES:[HL].bit, \$addr20	4	4/6 ^{Note 3}	7/9	$PC \leftarrow PC + 4 + jdisp8$ if (ES, HL).bit = 0			
	BTCLR	saddr.bit, \$addr20	4	3/5 ^{Note 3}	-	$PC \leftarrow PC + 4 + jdisp8$ if (saddr).bit = 1 then reset (saddr).bit			
		sfr.bit, \$addr20	4	3/5 ^{Note 3}	-	$PC \leftarrow PC + 4 + jdisp8$ if sfr.bit = 1 then reset sfr.bit			
		A.bit, \$addr20	3	3/5 ^{Note 3}	-	$PC \leftarrow PC + 3 + jdisp8$ if A.bit = 1 then reset A.bit			
		PSW.bit, \$addr20	4	3/5 ^{Note 3}	-	$PC \leftarrow PC + 4 + jdisp8$ if PSW.bit = 1 then reset PSW.bit	×	×	×
		[HL].bit, \$addr20	3	3/5 ^{Note 3}	-	$PC \leftarrow PC + 3 + jdisp8$ if (HL).bit = 1 then reset (HL).bit			
		ES:[HL].bit, \$addr20	4	4/6 ^{Note 3}	-	$PC \leftarrow PC + 4 + jdisp8$ if (ES, HL).bit = 1 then reset (ES, HL).bit			
Conditional	SKC	-	2	1	-	Next instruction skip if CY = 1			
skip	SKNC	-	2	1	-	Next instruction skip if CY = 0			
	SKZ	-	2	1	-	Next instruction skip if $Z = 1$			
	SKNZ	-	2	1	-	Next instruction skip if $Z = 0$			
	SKH	-	2	1	-	Next instruction skip if $(Z \lor CY) = 0$			
	SKNH	-	2	1	-	Next instruction skip if $(Z \lor CY) = 1$			
CPU	SEL	RBn	2	1	-	RBS[1:0] ← n			
control	NOP	-	1	1	-	No Operation			
	EI	-	3	4	-	$IE \leftarrow 1(Enable Interrupt)$			
	DI	-	3	4	-	$IE \leftarrow O(Disable Interrupt)$			
	HALT	-	2	3	-	Set HALT Mode			
	STOP	-	2	3	-	Set STOP Mode			

Table 27-5.	Operation	List (	17/17)
-------------	-----------	--------	--------

2. When the program memory area is accessed.

3. This indicates the number of clocks "when condition is not met/when condition is met".

**Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the system clock control register (CKC).

2. This number of clocks is for when the program is in the internal ROM (flash memory) area.

**3.** n indicates the number of register banks (n = 0 to 3)

#### CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET)

- Cautions 1. These specifications of the 78K0R/Kx3-L are target values, which may change after device evaluation.
  - 2. The 78K0R/Kx3-L has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. NEC Electronics is not liable for problems occurring when the on-chip debug function is used.
  - 3. The pins mounted are as follows according to product.

#### (1) Port functions

Port	78K0F	3/KC3-L	78K0R/KD3-L	78K0R/KE3-L
	44-pin	48-pin	52-pin	64-pin
Port 0	-	-	P00, P01	
Port 1	P10 to P13			P10 to P17
Port 2	P20 to P27			
Port 3	P30 to P32	P30 to P33		
Port 4	P40, P41	P40 to P43		
Port 5	P50 to P52			P50 to P53
Port 6	-	P60, P61		
Port 7	P70 to P75		P70 to P77	
Port 8	P80 to P83			
Port 12	P120 to P124			
Port 14	_	P140	P140, P141	
Port 15	P150, P151	P150 to P152 P150 to P153		

#### (2) Non-port functions (1/2)

Function Name	78K0R/KC3-L		78K0R/KD3-L	78K0R/KE3-L	
	44-pin	48-pin	52-pin	64-pin	
Power supply, ground	VDD, AVREF, VSS, AVSS	REF, VSS, AVSS		Vdd, EVdd, AVref, Vss, EVss, AVss	
Regulator	REGC				
Reset	RESET				
Clock oscillation	X1, X2, XT1, XT2, EXC	_K			
Writing to flash memory	FLMD0				
Interrupt	INTP0-INTP7				
Timer	SLTI, SLTO, TI02 to TI0	7, TO02-TO07	SLTI, SLTO, TI00, TI02 to TI07, TO00, TO0 to TO07		
Real time counter	RTCDIV, RTCCL, RTC1HZ				
Comparator	CMP0M, CMP0P, CMP	1M, CMP1P			
Programmable gain amplifier	PGAI				

## (2) Non-port functions (2/2)

	Function Name	78K0F	R/KC3-L	78K0R/KD3-L	78K0R/KE3-L			
		44-pin	48-pin	52-pin	64-pin			
	UART0	RxD0, TxD0						
ė	UART1	RxD1, TxD1						
erfac	CS100	SCK00, SI00, SO00						
Serial interface	CSI01	SCK01, SI01, SO01						
Seria	CSI10	SCK10, SI10, SO10						
	IIC10	SCL10, SDA10	SCL10, SDA10					
	IICA	-	SCL0, SDA0					
A/D	converter	ANI0 to ANI9	ANI0 to ANI10		ANI0 to ANI11			
Clo Out	ck Output/Buzzer put	_	PCLBUZ0		PCLBUZ0, PCLBUZ1			
Key	/ Interrupt	KR0 to KR5		KR0 to KR7				
Low	v-voltage	EXLVI	EXLVI					
dete	ector (LVI)							
On-	chip debug	TOOL0, TOOL1	TOOL0, TOOL1					
fund	ction							

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	Vdd		–0.5 to +6.5	V
	EVDD		-0.5 to +6.5	V
	Vss		-0.5 to +0.3	V
	EVss		-0.5 to +0.3	V
	AVREF		-0.5 to V _{DD} + 0.3 ^{Note 1}	V
	AVss		-0.5 to +0.3	V
REGC pin input voltage	VIREGC	REGC	$-0.3$ to 3.6 and $-0.3$ to V_DD + $0.3^{\text{Note 2}}$	V
Input voltage	VI1	P00, P01, P10 to P17, P30 to P33, P40 to P43, P50 to P53, P70 to P77, P120 to P124, P141, EXCLK, RESET, FLMD0	-0.3 to EV_DD + 0.3 and -0.3 to V_DD + 0.3 $^{\text{Note 1}}$	V
	VI2	P60, P61 (N-ch open-drain)	-0.3 to +6.5	V
	Vı3	P20 to P27, P80 to P83, P150 to P153	-0.3 to AV _{REF} + 0.3 and $-0.3$ to V _{DD} + $0.3^{Note 1}$	V
Output voltage	V ₀₁	P00, P01, P10 to P17, P30 to P33, P40 to P43, P50 to P53, P60, P61, P70 to P77, P120, P140, P141	$-0.3$ to EV _{DD} + $0.3^{Note 1}$	V
	V _{O2}	P20 to P27, P80 to P83, P150 to P153	-0.3 to AV _{REF} + 0.3	V
Analog input voltage	Van	ANI0 to ANI11, PGAI, CMP0M, CMP0P, CMP1M, CMP1P	$-0.3$ to AV _{REF} + $0.3^{Note 1}$ and $-0.3$ to V _{DD} + $0.3^{Note 1}$	V

#### Absolute Maximum Ratings $(T_A = 25^{\circ}C)$ (1/2)

Notes 1. Must be 6.5 V or lower.

- 2. Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F: target). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P00, P01, P10 to P17, P30 to P33, P40 to P43, P50 to P53, P70 to P77, P120, P140, P141	-10	mA
		Total of all pins –80 mA	P00, P01, P40 to P43, P120, P140, P141	-25	mA
			P10 to P17, P30 to P33, P50 to P53, P70 to P77	-55	mA
	Іон2	Per pin	P20 to P27, P80 to P83,	-0.5	mA
		Total of all pins	P150 to P153	-2	mA
Output current, low	lol1	Per pin	P00, P01, P10 to P17, P30 to P33, P40 to P43, P50 to P53, P60, P61, P70 to P77, P120, P140, P141	30	mA
	Total of all p 200 mA	Total of all pins 200 mA	P00, P01, P40 to P43, P120, P140, P141	60	mA
			P10 to P17, P30 to P33, P50 to P53, P60, P61, P70 to P77	140	mA
	IOL2	Per pin	P20 to P27, P80 to P83,	1	mA
		Total of all pins	P150 to P153	5	mA
Operating ambient	TA	In normal operati	ion mode	-40 to +85	°C
temperature		In flash memory programming mode			
Storage temperature	Tstg			-65 to +150	°C

#### Absolute Maximum Ratings (T_A = 25°C) (2/2)

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

·			,				
Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator		X1 clock oscillation	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	2.0		20.0	MHz
	V _{SS} X1 X2 C1=C2= 77	frequency (fx) ^{Note}	$1.8~V \leq V_{DD} < 2.7~V$	2.0		5.0	
Crystal resonator		X1 clock oscillation	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	2.0		20.0	MHz
		frequency (fx) ^{Note}	$1.8~V \leq V_{\text{DD}} < 2.7~V$	2.0		5.0	

## X1 Oscillator Characteristics

(	$(T_A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$	)
		,

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

Cautions 1. When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. Since the CPU is started by the internal high-speed oscillation clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.
- **Remark** For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

Oscillators	Parameters	Conditions	MIN.	TYP.	MAX.	Unit
Internal high-	fін1м			1		MHz
speed oscillation clock frequency Note	fінвм	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$		8		MHz
		$1.8~V \leq V_{\text{DD}} < 2.7~V$		8		MHz
	fін20м	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$		20		MHz
Internal low-speed oscillation clock frequency	fı∟			30		kHz

#### Internal Oscillator Characteristics

#### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Note This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.

## XT1 Oscillator Characteristics

#### $(T_A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Resonator	Recommended Circuit	Items	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	V _{SS} XT2 XT1 Rd C4 C3 T 777	XT1 clock oscillation frequency (fxr) ^{Note}		32	32.768	35	kHz

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

Cautions 1. When using the XT1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. The XT1 oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the X1 oscillator. Particular care is therefore required with the wiring method when the XT1 clock is used.
- **Remark** For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

#### **Recommended Oscillator Circuit Constants**

XT1 oscillation: Crystal resonator ( $T_A = -40$ to +85°C)
------------------------------------------------------------

Manufacturer	Part Number	SMD/ Lead	Frequency (MHz)	Load Capacitance CL (pF)	XT1 oscilator oscillation mode Note	Recomr Cire Cons			lation Range MAX.
						C1 (pF)	C2 (pF)	(V)	(V)
Seiko Instruments	SP-T2A	SMD	32.768	4.4	Low power consumption oscillation	7	7	1.8	5.5
Inc.					Ultra-low power consumption oscillation	7	7		
	VT-200	Lead		6.0	Low power consumption oscillation	5	5		
					Ultra-low power consumption oscillation	5	5		
	SSP-T7	Small SMD		3.7	Low power consumption oscillation	4	3		
					Ultra-low power consumption oscillation	4	3		

Note Set the XT1 oscillation mode by using bits AMPHS1 and AMPHS0 of clock operation mode control register (CMC).

Caution The oscillator constants shown above are reference values based on evaluation in a specific environment by the resonator manufacturer. If it is necessary to optimize the oscillator characteristics in the actual application, apply to the resonator manufacturer for evaluation on the implementation circuit. The oscillation voltage and oscillation frequency only indicate the oscillator characteristic. Use the 78K0R/Kx3-L so that the internal operation conditions are within the specifications of the DC and AC characteristics.

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current,	Іон1	Per pin for P00, P01, P10 to P17,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-3.0	mA
high ^{Note 1}		P30 to P33, P40 to P43, P50 to P53,	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-1.0	mA
		P70 to P77, P120, P140, P141	$1.8~V \leq V_{\text{DD}} < 2.7~V$			-1.0	mA
		Total of P00, P01, P40 to P43, P120, P140, P141 (When duty = 70% ^{Note 2} )	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-20.0	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			-10.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			-5.0	mA
		Total of P10 to P17, P30 to P33, P50 to P53, P70 to P77 (When duty = 70% ^{Note 2} )	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-30.0	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			-19.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			-10.0	mA
		Total of all pins (When duty = 60% ^{Note 2} )	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-50.0	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			-29.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			-15.0	mA
	Іон2	Per pin for P20 to P27, P80 to P83, P150 to P153	$AV_{REF} \leq V_{DD}$			-0.1	mA

### DC Characteristics (1/11) (TA = -40 to +85°C, 1.8 V $\leq$ VDD = EVDD $\leq$ 5.5 V, 1.8 V $\leq$ AVREF $\leq$ VDD, Vss = EVss = AVss = 0 V)

**Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from the EV_{DD} pin to an output pin.

**2.** Specification under conditions where the duty factor is 60% or 70%.

The output current value that has changed the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins =  $(I_{OH} \times 0.7)/(n \times 0.01)$ 

<Example> Where n = 50% and IoH = 20.0 mA

Total output current of pins =  $(-20.0 \times 0.7)/(50 \times 0.01) = -28.0 \text{ mA}$ 

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

#### Caution P30 to P32, P70, P72, P73, and P75 do not output high level in N-ch open-drain mode.

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current,	IOL1	Per pin for P00, P01, P10 to P17,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			8.5	mA
IOW ^{Note 1}		P30 to P33, P40 to P43, P50 to P53,	$2.7~V \leq V_{\text{DD}} < 4.0~V$			1.0	mA
		P70 to P77, P120, P140, P141	$1.8~V \leq V_{\text{DD}} < 2.7~V$			0.5	mA
		Per pin for P60, P61	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			15.0	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			3.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			2.0	mA
		Total of P00, P01, P40 to P43, P120, P140, P141 (When duty = 70% ^{Note 2} )	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			20.0	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			15.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			9.0	mA
		Total of P10 to P17, P30 to P33, P50 to P53, P60, P61, P70 to P77 (When duty = 70% ^{Note 2} )	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			45.0	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			35.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			20.0	mA
		Total of all pins	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			65.0	mA
		(When duty = 60% ^{Note 2} )	$2.7~V \leq V_{\text{DD}} < 4.0~V$			40.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			29.0	mA
	IOL2	Per pin for P20 to P27, P80 to P83, P150 to P153	$AV_{\text{REF}} \leq V_{\text{DD}}$			0.4	mA

DC Characteristics (2/11)	
$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, 1.8 \text{ V} \le \text{AV}_{REF} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$	

**Notes 1.** Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVss, Vss, and AVss pins.

**2.** Specification under conditions where the duty factor is 60% or 70%.

The output current value that has changed the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins =  $(I_{OL} \times 0.7)/(n \times 0.01)$ 

<Example> Where n = 50% and  $I_{OL}$  = 20.0 mA

Total output current of pins =  $(20.0 \times 0.7)/(50 \times 0.01) = 28.0 \text{ mA}$ 

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage,	VIH1	P01, P30, P33, P42, P43, P53, P123,	P124, P141	0.7V _{DD}		Vdd	V
high	V _{IH2}	P00, P10 to P17, P31, P32, P40, P41, P50 to P52, P70 to P77, P120 to P122, EXCLK, RESET	Normal input buffer	0.8VDD		Vdd	V
	Vінз	P31, P32, P71, P72, P74, P75	TTL input buffer $4.0~V \leq V_{\text{DD}} \leq 5.5~V$	2.2		Vdd	V
			TTL input buffer 2.7 V $\leq$ V_{DD} $<$ 4.0 V	2.0		Vdd	V
			TTL input buffer $1.8 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	1.6		Vdd	V
	VIH4	P20 to P27, P81, P83, P150 to P153	$2.7~V \leq AV_{\text{REF}} \leq V_{\text{DD}}$	0.7AVREF		AVREF	V
			$AV_{\text{REF}} = V_{\text{DD}} < 2.7 \ \text{V}$				
	V _{IH5}	P80, P82	AVREF = VDD	0.8AV _{REF}		AVREF	V
	VIH6	P60, P61	0.7V _{DD}		6.0	V	
	VIH7	FLMD0				Vdd	V

# DC Characteristics (3/11)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, 1.8 \text{ V} \le \text{AV}_{REF} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 

Note Must be 0.9VDD or higher when used in the flash memory programming mode.

- Caution The maximum value of V_{IH} of pins P30 to P32, P70, P72, P73, and P75 is V_{DD}, even in the N-ch open-drain mode.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage,	VIL1	P01, P30, P33, P42, P43, P53, P123,	P124, P141	0		0.3VDD	V
low	VIL2	P00, P10 to P17, P31, P32, P40, P41, Normal input buffer P50 to P52, P70 to P77, P120 to P122, EXCLK, RESET		0		0.2V _{DD}	V
	VIL3	P31, P32, P71, P72, P74, P75	TTL input buffer $4.0~V \leq V_{\text{DD}} \leq 5.5~V$	0		0.8	V
			TTL input buffer $2.7 \text{ V} \leq V_{\text{DD}} < 4.0 \text{ V}$	0		0.5	V
			TTL input buffer $1.8 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	0		0.2	V
	VIL4	P20 to P27, P81, P83, P150 to P153	$2.7~V \leq AV_{\text{REF}} \leq V_{\text{DD}}$	0		0.3AVREF	V
			$AV_{\text{REF}} = V_{\text{DD}} < 2.7 \ V$				
	VIL5	P80, P82	AVREF = VDD	0		0.2AVREF	V
	VIL6	P60, P61		0		0.3VDD	V
	VIL7	FLMD0 ^{Note}		0		0.1VDD	V

DC Characteristics (4/11)	
(TA = -40 to +85°C, 1.8 V $\leq$ VDD = EVDD $\leq$ 5.5 V, 1.8 V $\leq$ AVREF $\leq$ VDD, VSS = EVSS = AVSS = 0.000000000000000000000000000000000	) V)

**Note** When disabling writing of the flash memory, connect the FLMD0 pin processing directly to Vss, and maintain a voltage less than 0.1Vbb.

Parameter	Symbol	Conditions			TYP.	MAX.	Unit
Output voltage, high	V _{OH1}	P00, P01, P10 to P17, P30 to P33, P40 to P43, P50 to P53, P70 to P77,	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OH1}} = \ -3.0 \ mA \end{array}$	Vdd - 0.7			V
		P120, P140, P141	$\label{eq:VDD} \begin{array}{l} 1.8 \mbox{ V} \leq \mbox{ V}_{\mbox{DD}} \leq 5.5 \mbox{ V}, \\ \mbox{I}_{\mbox{DH1}} = -1.0 \mbox{ mA} \end{array}$	Vdd - 0.5			V
	Vон2	P20 to P27, P80 to P83, P150 to P153	$AV_{REF} \le V_{DD},$ Ioh2 = -0.1 mA	AV _{REF} – 0.5			V
Output voltage, low	Vol1	P00, P01, P10 to P17, P30 to P33, P40 to P43, P50 to P53, P70 to P77, P120, P140, P141	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 8.5 \ mA \end{array} \end{array} \label{eq:VDD}$			0.7	۷
			$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 1.0 \ mA \end{array}$			0.5	۷
			$1.8 \ V \leq V_{\text{DD}} \leq 5.5 \ V,$ $I_{\text{OL1}} = 0.5 \ mA$			0.4	V
	Vol2	P20 to P27, P80 to P83, P150 to P153	$AV_{REF} = V_{DD},$ $I_{OL2} = 0.4 \text{ mA}$			0.4	V
	Vol3	P60, P61	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 15.0 \ mA \end{array} \end{array} \label{eq:VDD}$			2.0	V
			$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 5.0 \ mA \end{array} \label{eq:DD}$			0.4	V
			$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 3.0 \ mA \end{array} \label{eq:DD}$			0.4	V
			$1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ $I_{\text{OL1}} = 2.0 \text{ mA}$			0.4	V

# DC Characteristics (5/11)

 $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{\text{DD}} = \text{EV}_{\text{DD}} \le 5.5 \text{ V}, 1.8 \text{ V} \le \text{AV}_{\text{REF}} \le \text{V}_{\text{DD}}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V})$ 

Caution P30 to P32, P70, P72, P73, and P75 do not output high level in N-ch open-drain mode.


Parameter	Symbol	Conditio	ons		MIN.	TYP.	MAX.	Unit
Input leakage current, high	Ilih1	P00, P01, P10 to P17, P30 to P33, P40 to P43, P50 to P53, P60, P61, P70 to P77, P120, P141, FLMD0, RESET	VI = VDD				1	μA
	Ilih2	P20 to P27, P80 to P83, P150 to P153	$V_{I} = AV_{REF},$ 2.7 V $\leq AV_{REF} \leq V_{DD}$				1	μA
			$\label{eq:VI} \begin{array}{l} V_{I} = AV_{REF},\\ AV_{REF} = V_{DD} < 2.7 \;V \end{array}$					
	Іцнз	P121 to P124	$V{\scriptscriptstyle I}=V{\scriptscriptstyle D}{\scriptscriptstyle D}$	In input port			1	μA
		(X1, X2, XT1, XT2)		In resonator connection			10	μA
Input leakage current, low	<b>°</b>				-1	μA		
	$\label{eq:lill2} \begin{array}{ c c c c c } \hline P20 \mbox{ to } P27, \mbox{ P80 to } P83, & V_{I} = V_{SS}, \\ P150 \mbox{ to } P153 & 2.7 \mbox{ V} \leq AV_{REF} \leq V_{DD} \end{array}$		$V_{REF} \leq V_{DD}$			-1	μA	
			VI = VSS, AVREF = V	op < 2.7 V				
	Ililis	P121 to P124	VI = VSS	In input port			-1	μA
		(X1, X2, XT1, XT2)		In resonator connection			-10	μA

DC Characteristics (6/11)
(TA = -40 to +85°C, 1.8 V $\leq$ VDD = EVDD $\leq$ 5.5 V, 1.8 V $\leq$ AVREF $\leq$ VDD, VSS = EVSS = AVSS = 0 V)

Parameter	Symbol	Conditio	MIN.	TYP.	MAX.	Unit				
On-chip pull-up resistance	Ru	P00, P01, P10 to P17, P30 to P33, P40 to P43, P50 to P53, P70 to P77, P120, P141	$V_I = V_{SS}$ , In input port	10	20	100	kΩ			
FLMD0 pin external pull-down resistance ^{Note}	Rflmdo	When enabling the self-programs software	ning mode setting with	100			kΩ			

DC Characteristics (7/11) (TA = -40 to +85°C, 1.8 V  $\leq$  VDD = EVDD  $\leq$  5.5 V, 1.8 V  $\leq$  AVREF  $\leq$  VDD, Vss = EVss = AVss = 0 V)

Note It is recommended to leave the FLMD0 pin open. If the pin is required to be pulled down externally, set  $R_{FLMD0}$  to 100 k $\Omega$  or more.



**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

Parameter	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Supply	DD1 Note 1	Operating	$f_{MX} = 20 \text{ MHz}^{Note 2},$	Square wave input		6.5	T.B.D	mA
current		mode	VDD = 5.0 V	Resonator connection		6.8	T.B.D	mA
			$f_{MX} = 20 \text{ MHz}^{Note 2},$	Square wave input		6.5	T.B.D	mA
			VDD = 3.0 V	Resonator connection		6.8	T.B.D	mA
			$f_{MX} = 10 \text{ MHz}^{Notes 2, 3},$	Square wave input		3.5	T.B.D	mA
			$V_{DD} = 5.0 V$	Resonator connection		3.6	T.B.D	mA
			$f_{MX} = 10 \text{ MHz}^{Notes 2, 3},$	Square wave input		3.5	T.B.D	mA
			$V_{DD} = 3.0 V$	Resonator connection		3.6	T.B.D	mA
			$f_{MX} = 5 \text{ MHz}^{Notes 2, 3},$	Square wave input		1.9	T.B.D	mA
			$V_{DD} = 3.0 V$	Resonator connection		2.0	T.B.D	mA
			$f_{MX} = 5 \text{ MHz}^{Notes 2, 3},$	Square wave input		1.5	T.B.D	mA
			$V_{DD} = 2.0 V$	Resonator connection		1.5	T.B.D	mA
			fін20 = 20 MHz ^{Note 4}	$V_{DD} = 5.0 V$		6.8	T.B.D	mA
				$V_{DD} = 3.0 V$		6.8	T.B.D	mA
			$f_{H} = 8 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 V$		2.8	T.B.D	mA
				$V_{DD} = 3.0 V$		2.8	T.B.D	mA
			$f_{IH} = 1 \text{ MHz}^{Note 4}$	$V_{DD} = 3.0 V$		200	T.B.D	μA
			fsuв = 32.768 kHz ^{Note 5} ,	$V_{DD} = 5.0 V$		5.0	T.B.D	μA
			$T_A = -40 \text{ to } +70^{\circ}\text{C}$	$V_{DD} = 3.0 V$		5.0	T.B.D	μA
				V _{DD} = 2.0 V		5.0	T.B.D	μA
			fs∪в = 32.768 kHz ^{№te 5} ,	$V_{DD} = 5.0 V$		5.0	T.B.D	μA
			$T_A = -40 \text{ to } +85^{\circ}\text{C}$	V _{DD} = 3.0 V		5.0	T.B.D	μA
				V _{DD} = 2.0 V		5.0	T.B.D	μA

# DC Characteristics (8/11)

**Notes 1.** Total current flowing into V_{DD}, EV_{DD}, and AV_{REF}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, programmable gain amplifier, comparator, LVI circuit, I/O port, and on-chip pull-up/pull-down resistors.

- 2. When internal high-speed oscillation, 20 MHz internal high-speed oscillation, and subsystem clock are stopped.
- 3. When AMPH (bit 0 of clock operation mode control register (CMC)) = 0, FLPC and FSEL (bits 1 and 0 of operation speed mode control register (OSMC)) = 0 and 0.
- 4. When high-speed system clock and subsystem clock are stopped.
- 5. When internal high-speed oscillation, 20 MHz internal high-speed oscillation, and high-speed system clock are stopped. When watchdog timer is stopped.
- **Remarks 1.** fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fiH20: 20 MHz internal high-speed oscillation clock frequency
  - 3. file: Internal high-speed oscillation clock frequency
  - **4.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)

Parameter	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Supply	DD2 ^{Note 1}	HALT	$f_{MX} = 20 \text{ MHz}^{Note 2},$	Square wave input		1.1	T.B.D	mA
current		mode	V _{DD} = 5.0 V	Resonator connection		1.4	T.B.D	mA
			$f_{MX} = 20 \text{ MHz}^{Note 2},$	Square wave input		1.1	T.B.D	mA
			V _{DD} = 3.0 V	Resonator connection		1.4	T.B.D	mA
			$f_{MX} = 10 \text{ MHz}^{Notes 2, 3},$	Square wave input		0.65	T.B.D	mA
			V _{DD} = 5.0 V	Resonator connection		0.75	T.B.D	mA
			$f_{MX} = 10 \text{ MHz}^{Notes 2, 3},$	Square wave input		0.65	T.B.D	mA
			V _{DD} = 3.0 V	Resonator connection		0.75	T.B.D	mA
			$f_{MX} = 5 \text{ MHz}^{Notes 2, 3},$	Square wave input		0.39	T.B.D	mA
			V _{DD} = 3.0 V	Resonator connection		0.44	T.B.D	mA
			$f_{MX} = 5 \text{ MHz}^{Notes 2, 3},$	Square wave input		0.3	T.B.D	mA
			V _{DD} = 2.0 V	Resonator connection		0.35	T.B.D	mA
			fih20 = 20 MHz ^{Note 4}	V _{DD} = 5.0 V		1.4	T.B.D	mA
				V _{DD} = 3.0 V		1.4	T.B.D	mA
			fiH = 8 MHz ^{Note 4}	V _{DD} = 5.0 V		0.45	T.B.D	mA
				V _{DD} = 3.0 V		0.45	T.B.D	mA
			fih = 1 MHz ^{Note 4}	V _{DD} = 5.0 V		65	T.B.D	μA

# DC Characteristics (9/11)

Notes 1. Total current flowing into VDD, EVDD, and AVREF, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The maximum value includes the peripheral operation current. However, not including the current flowing into the A/D converter, programmable gain amplifier, comparator, LVI circuit, I/O port, and on-chip pull-up/pull-down resistors. During HALT instruction execution by flash memory.

- 2. When internal high-speed oscillation, 20 MHz internal high-speed oscillation, and subsystem clock are stopped.
- 3. When AMPH (bit 0 of clock operation mode control register (CMC)) = 0, FLPC and FSEL (bits 1 and 0 of operation speed mode control register (OSMC)) = 0 and 0.
- 4. When high-speed system clock and subsystem clock are stopped.
- **Remarks 1.** f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fiH20: 20 MHz internal high-speed oscillation clock frequency
  - 3. file: Internal high-speed oscillation clock frequency

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit	
Supply IDD2 ^{Note 1} HALT current mode		HALT	fsub = 32.768 kHz ^{Note 2} ,	$V_{DD} = 5.0 V$		1.0	T.B.D	μA
		mode	$T_A = -40 \text{ to } +70^{\circ}\text{C}$	V _{DD} = 3.0 V		1.0	T.B.D	μA
				$V_{DD} = 2.0 V$		1.0	T.B.D	μA
			fsub = 32.768 kHz ^{Note 2} ,	$V_{DD} = 5.0 V$		1.0	T.B.D	μA
			$T_A = -40 \text{ to } +85^{\circ}\text{C}$	$V_{DD} = 3.0 V$		1.0	T.B.D	μA
				$V_{DD} = 2.0 V$		1.0	T.B.D	μA
IDD3 ^{Note 3} STOP mode		STOP	$T_A = -40 \text{ to } +70^{\circ}\text{C}$	$T_{A} = -40 \text{ to } +70^{\circ}\text{C}$		0.33	T.B.D	μA
		mode	$T_{A} = -40 \text{ to } +85^{\circ}\text{C}$			0.33	T.B.D	μA

DC Characteristics (10/11)
$(TA = -40 \text{ to } +85^{\circ}\text{C}, \text{ 1.8 V} \le \text{V}\text{dd} = \text{EV}\text{dd} \le 5.5 \text{ V}, \text{ 1.8 V} \le \text{AV}\text{ref} \le \text{V}\text{dd}, \text{V}\text{ss} = \text{EV}\text{ss} = \text{AV}\text{ss} = 0 \text{ V})$

Notes 1. Total current flowing into VDD, EVDD, and AVREF, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The maximum value includes the peripheral operation current. However, not including the current flowing into the A/D converter, programmable gain amplifier, comparator, LVI circuit, I/O port, and on-chip pull-up/pull-down resistors. During HALT instruction execution in flash memory.

- **2.** When internal high-speed oscillation, 20 MHz internal high-speed oscillation, and high-speed system clock are stopped. When watchdog timer is stopped. When real-time counter is operating.
- **3.** Total current flowing into V_{DD}, EV_{DD}, and AV_{REF}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The maximum value includes the peripheral operation current and STOP leakage current. However, not including the current flowing into the A/D converter, programmable gain amplifier, comparator, LVI circuit, I/O port, and on-chip pull-up/pull-down resistors. When subsystem clock is stopped. When watchdog timer is stopped.

**Remark** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)

•								
Parameter	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
RTC operating	IRTC ^{Notes 1, 2}	fsuв = 32.768 kHz		VDD = 3.0 V		0.2	1.0	μA
current				$V_{DD} = 2.0 V$		0.2	1.0	μA
Watchdog timer operating current	WDT ^{Notes 2, 3}	f⊩ = 30 kHz				0.31	T.B.D	μA
A/D converter	IADC ^{Note 4}	During conversion	High speed mode 1	$AV_{\text{REF}} = V_{\text{DD}} = 5.0 \text{ V}$		1.72	T.B.D	mA
operating		at maximum	High speed mode 2	$AV_{\text{REF}} = V_{\text{DD}} = 3.0 \text{ V}$		0.72	T.B.D	mA
current		speed	Normal mode	$AV_{\text{REF}} = V_{\text{DD}} = 5.0 \text{ V}$		0.86	T.B.D	mA
			Voltage boost mode	$AV_{REF} = V_{DD} = 3.0 V$		0.37	T.B.D	mA
Programmable gain amplifier operating current	AMP Note 5					T.B.D	T.B.D	μA
Comparator	CMP ^{Note 6}	Per channel when t	he internal reference	$AV_{REF} = V_{DD} = 5.0 V$		T.B.D	T.B.D	μA
operating		voltage is not used		$AV_{REF} = V_{DD} = 3.0 V$		T.B.D	T.B.D	μA
current		Per channel when the internal refere		$AV_{\text{REF}} = V_{\text{DD}} = 5.0 \text{ V}$		T.B.D	T.B.D	μA
		voltage is used		$AV_{\text{REF}} = V_{\text{DD}} = 3.0 \text{ V}$		T.B.D	T.B.D	μA
LVI operating current	LVI ^{Note 7}					9	18	μA

# DC Characteristics (11/11) (TA = -40 to +85°C, 1.8 V $\leq$ VDD = EVDD $\leq$ 5.5 V, 1.8 V $\leq$ AVREF $\leq$ VDD, Vss = EVss = AVss = 0 V)

- **Notes 1.** Current flowing only to the real-time counter (excluding the operating current of the XT1 oscillator). The TYP. value of the current value of the 78K0R/Kx3-L is the sum of the TYP. values of either IDD1 or IDD2, and IRTC, when the real-time counter operates in operation mode or HALT mode. The IDD1 and IDD2 MAX. values also include the real-time counter operating current. When the real-time counter operates during fcLK = fsuB/2, the TYP. value of IDD2 includes the real-time counter operating current.
  - 2. When internal high-speed oscillation, 20 MHz internal high-speed oscillation, and high-speed system clock are stopped.
  - **3.** Current flowing only to the watchdog timer (including the operating current of the 30 kHz internal oscillator). The current value of the 78K0R/Kx3-L is the sum of IDD1, IDD2 or IDD3 and IWDT when fcLK = fsUB/2 when the watchdog timer operates in STOP mode.
  - **4.** Current flowing only to the A/D converter (AVREF pin). The current value of the 78K0R/Kx3-L is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
  - 5. Current flowing only to the programmable gain amplifier (AVREF pin). The current value of the 78K0R/Kx3-L is the sum of IDD1 or IDD2 and IAMP when the programmable gain amplifier operates in an operation mode or the HALT mode.
  - 6. Current flowing only to the comparator (AVREF pin). The current value of the 78K0R/Kx3-L is the sum of IDD1 or IDD2 and ICMP when the comparator operates in an operation mode or the HALT mode.
  - **7.** Current flowing only to the LVI circuit. The current value of the 78K0R/Kx3-L is the sum of IDD1, IDD2 or IDD3 and ILVI when the LVI circuit operates in the Operating, HALT or STOP mode.
- Remarks 1. fil: Internal low-speed oscillation clock frequency
  - 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - 3. fclk: CPU/peripheral hardware clock frequency

# **AC Characteristics**

# (1) Basic operation (1/6)


# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, 1.8 \text{ V} \le \text{AV}_{REF} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсч	Main	Normal	$2.7~V\!\le\!V_{\text{DD}}\!\le\!5.5~V$	0.05		8	μS
instruction execution time)		system	current mode	$1.8  V \le V_{DD} < 2.7  V$	0.2		8	μS
		clock (fmain) operation	Low consum mode	ption current	1		8	μs
		Subsystem of	clock (fsuв) ор	eration	57.2	61	62.5	μs
		In the self programming mode	Normal current mode	$2.7 V \leq V_{DD} \leq 5.5 V$	0.05		0.5	μS
External main system clock	fex	$2.7 V \le V_{DD} \le$	≤ 5.5 V		2.0		20.0	MHz
frequency		$1.8 V \le V_{DD} <$	< 2.7 V		2.0		5.0	MHz
External main system clock input	texн, tex∟	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$		24			ns	
high-level width, low-level width		$1.8 V \le V_{DD} <$	< 2.7 V		96			ns
TI00, TI02 to TI07 input high-level width, low-level width	tтıн, tтı∟				1/fмск+10			ns
TO00, TO02 to TO07 output	fто	$2.7 V \leq V_{DD} \leq$	≤ 5.5 V				10	MHz
frequency		$1.8 V \le V_{DD} <$	< 2.7 V				5	MHz
PCLBUZ0, PCLBUZ1 output	<b>f</b> PCL	$2.7 V \leq V_{DD} \leq$	≤ 5.5 V				10	MHz
frequency		$1.8~V \leq V_{\text{DD}} < 2.7~V$				5	MHz	
Interrupt input high-level width, low-level width	tinth, tintl			1			μS	
Key interrupt input low-level width	tкв			250			ns	
RESET low-level width	trsl				10			μS

Remarks 1. fMCK: Operation clock frequency of timer array unit

- (Operation clock to be set by the CKS0n bit of the TMR0n register. n: Channel number (n = 0 to 7))
- 2. For details on the normal current mode and low consumption current mode according to the regulator output voltage, refer to CHAPTER 22 REGULATOR.


# (1) Basic operation (2/6)



Minimum instruction execution time during main system clock operation (FSEL = 0, RMC = 00H)

**Remark** FSEL: Bit 0 of the operation speed mode control register (OSMC)

## (1) Basic operation (3/6)




Minimum instruction execution time during main system clock operation (FSEL = 1, RMC = 00H)

Caution The following operations are prohibited when VDD is less than 2.25 V.

- Operation rewriting FSEL from 0 to 1
- Releasing STOP mode during fex operation and fin operation, when FSEL is set to 1 (This must not be performed even if the frequency is divided. The STOP mode may be released during fx operation.)
- Operation to switch fcLK from fsuB to fMAIN, while FSEL = 1 (This must not be performed even if the frequency is divided.)
- Remarks 1. FSEL: Bit 0 of the operation speed mode control register (OSMC)
  - 2. fx: X1 clock oscillation frequency
    - fн: Internal high-speed oscillation clock frequency
    - fex: External main system clock frequency
    - fMAIN: Main system clock frequency
    - fsub: Subsystem clock frequency
    - fclk: CPU/peripheral hardware clock frequency

# (1) Basic operation (4/6)



Minimum instruction execution time during main system clock operation (FSEL = 0, RMC = 5AH)

Remarks 1. FSEL: Bit 0 of the operation speed mode control register (OSMC)2. The entire voltage range is 1 MHz (MAX.) when RMC is set to 5AH.

# (1) Basic operation (5/6)

10 8.0 Guaranteed range of self programming mode (RMC = 00H) The range enclosed in dotted lines 1.0 applies when the internal high-speed oscillation clock (8 MHz) is selected. Cycle time Tcy [µs] 0.5 0.2 0.1 0.05 0.01 5.5 2.0 ï 3.0 6.0 0 1.0 4.0 5.0 1.8 2.7 Supply voltage VDD [V]


Minimum instruction execution time during self programming mode (RMC = 00H)

Remarks 1. FSEL: Bit 0 of the operation speed mode control register (OSMC)


2. The self programming function cannot be used when RMC is set to 5AH or the CPU operates with the subsystem clock.

# (1) Basic operation (6/6)


**AC Timing Test Points** 




## **External Main System Clock Timing**




# **TI Timing**




# Interrupt Request Input Timing



## **Key Interrupt Input Timing**



**RESET** Input Timing




## (2) Serial interface: Serial array unit (1/17)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 


## (a) During communication at same potential (UART mode) (dedicated baud rate generator output)

Parameter Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					fмск/6	bps
		fclк = 20 MHz, fмск = fclк			3.3	Mbps

## UART mode connection diagram (during communication at same potential)



## UART mode bit width (during communication at same potential) (reference)



# Caution Select the normal input buffer for RxDq and the normal output mode for TxDq by using the PIMg and POMg registers.

**Remarks 1.** q: UART number (q = 0, 1), g: PIM and POM number (g = 3, 7)

 fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKS0n bit of the SMR0n register. n: Channel number (n = 0 to 3))

(2) Serial interface: Serial array unit (2/17)

 $(T_A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	tkCY1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	200			ns
		$2.7~V \leq V_{\text{DD}} < 4.0~V$	400			ns
		$1.8~V \leq V_{\text{DD}} < 2.7~V$	800			ns
SCKp high-/low-level width	tкнı,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	tkcy1/2 - 20			ns
	tĸ∟1	$2.7~V \leq V_{\text{DD}} < 4.0~V$	tксү1/2 – 35			ns
		$1.8~V \leq V_{\text{DD}} < 2.7~V$	tксү1/2 – 80			ns
SIp setup time (to $\overline{\text{SCKp}}^{\uparrow})^{\text{Note 1}}$	tsik1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	70			ns
		$2.7~V \leq V_{\text{DD}} < 4.0~V$	100			ns
		$1.8~V \leq V_{\text{DD}} < 2.7~V$	190			ns
SIp hold time (from $\overline{\text{SCKp}}^{\uparrow})^{\text{Note 2}}$	tksi1		30			ns
Delay time from SCKp↓ to SOp output ^{Note 3}	tkso1	$C = 50 \text{ pF}^{Note 4}$			40	ns

(b) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)

- **Notes 1.** When DAP0n = 0 and CKP0n = 0, or DAP0n = 1 and CKP0n = 1. The SIp setup time becomes "to  $\overline{SCKp}\downarrow$ " when DAP0n = 0 and CKP0n = 1, or DAP0n = 1 and CKP0n = 0.
  - **2.** When DAP0n = 0 and CKP0n = 0, or DAP0n = 1 and CKP0n = 1. The SIp hold time becomes "from  $\overline{SCKp}\downarrow$ " when DAP0n = 0 and CKP0n = 1, or DAP0n = 1 and CKP0n = 0.
  - **3.** When DAP0n = 0 and CKP0n = 0, or DAP0n = 1 and CKP0n = 1. The delay time to SOp output becomes "from  $\overline{SCKp}^{\uparrow}$ " when DAP0n = 0 and CKP0n = 1, or DAP0n = 1 and CKP0n = 0.
  - **4.** C is the load capacitance of the  $\overline{\text{SCKp}}$  and SOp output lines.

# Caution Select the normal input buffer for SIp and the normal output mode for SOp and SCKp by using the PIMg and POMg registers.

**Remark** p: CSI number (p = 00, 01, 10), n: Channel number (n = 0 to 2), g: PIM and POM number (g = 3, 7)

(2) Serial interface: Serial array unit (3/17)

 $(T_A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 

Parameter	Symbol	C	onditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	<b>t</b> ксү2	16 MHz < fмск		8/fмск			ns
		fмск ≤ 16 MHz		6/fмск			ns
SCKp high-/low-level width	tкн2, tкL2						ns
SIp setup time (to SCKp↑) ^{Note 1}	tsik2						ns
SIp hold time (from SCKp↑) ^{№te 2}	tksi2			50			ns
Delay time from $\overline{\text{SCKp}}\downarrow$ to	tkso2	$C = 50 \text{ pF}^{Note 4}$	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			1/fмск+120	ns
SOp output ^{Note 3}		$2.7~V \leq V_{\text{DD}} < 4.0~V$				1/fмск+120	ns
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			1/fмск+180	ns

(c) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)


- **Notes 1.** When DAP0n = 0 and CKP0n = 0, or DAP0n = 1 and CKP0n = 1. The SIp setup time becomes "to  $\overline{SCKp}\downarrow$ " when DAP0n = 0 and CKP0n = 1, or DAP0n = 1 and CKP0n = 0.
  - **2.** When DAP0n = 0 and CKP0n = 0, or DAP0n = 1 and CKP0n = 1. The SIp hold time becomes "from  $\overline{SCKp}\downarrow$ " when DAP0n = 0 and CKP0n = 1, or DAP0n = 1 and CKP0n = 0.
  - **3.** When DAP0n = 0 and CKP0n = 0, or DAP0n = 1 and CKP0n = 1. The delay time to SOp output becomes "from SCKp↑" when DAP0n = 0 and CKP0n = 1, or DAP0n = 1 and CKP0n = 0.
  - 4. C is the load capacitance of the  $\overline{\text{SCKp}}$  and SOp output lines.

# Caution Select the normal input buffer for SIp and $\overline{SCKp}$ and the normal output mode for SOp by using the PIMg and POMg registers.


- **Remarks 1.** p: CSI number (p = 00, 01, 10), g: PIM and POM number (g = 3, 7)
  - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKS0n bit of the SMR0n register. n: Channel number (n = 0 to 2))

(2) Serial interface: Serial array unit (4/17)


CSI mode connection diagram (during communication at same potential)




CSI mode serial transfer timing (during communication at same potential) (When DAP0n = 0 and CKP0n = 0, or DAP0n = 1 and CKP0n = 1.)



CSI mode serial transfer timing (during communication at same potential) (When DAP0n = 0 and CKP0n = 1, or DAP0n = 1 and CKP0n = 0.)






## (2) Serial interface: Serial array unit (5/17)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 


## (d) During communication at same potential (simplified l²C mode)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCL10 clock frequency	fscl	$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ C_{\text{b}} = 100 \ p\text{F}, \ R_{\text{b}} = 3 \ k\Omega \end{array}$		400	kHz
Hold time when SCL10 = "L"	t∟ow	$\label{eq:states} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ C_{\text{b}} = 100 \ p\text{F}, \ R_{\text{b}} = 3 \ k\Omega \end{array}$	995		ns
Hold time when SCL10 = "H"	tніgн	$\label{eq:states} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ C_{\text{b}} = 100 \ p\text{F}, \ R_{\text{b}} = 3 \ k\Omega \end{array}$	995		ns
Data setup time (reception)	tsu:dat	$\label{eq:states} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ C_{\text{b}} = 100 \ p\text{F}, \ R_{\text{b}} = 3 \ k\Omega \end{array}$	1/fмск+120		ns
Data hold time (transmission)	thd:dat	$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ C_{\text{b}} = 100 \ p\text{F}, \ R_{\text{b}} = 3 \ k\Omega \end{array}$	0	160	ns

## Simplified I²C mode connection diagram (during communication at same potential)



# Simplified I²C mode serial transfer timing (during communication at same potential)



# Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance) mode for SDA10 and the normal output mode for SCL10 by using the PIM3 and POM3 registers.

- Remarks 1. Rb[Ω]:Communication line (SDA10) pull-up resistance, Cb[F]: Communication line (SCL10, SDA10) load capacitance
   2. fMCK: Serial array unit operation clock frequency
  - (Operation clock to be set by the CKS02 bit of the SMR02 register.)

- (2) Serial interface: Serial array unit (6/17)
  - $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 
    - (e) Communication at different potential (2.5 V, 3 V) (UART mode) (dedicated baud rate generator output) (1/2)

Parameter	Symbol		Conditions				MAX.	Unit
Transfer rate		Reception	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,$				fмск/6	bps
			$2.7~V \leq V_b \leq 4.0~V$	fclк = 20 MHz, fмcк = fclк			3.3	Mbps
			$2.7~V \leq V_{\text{DD}} \leq 4.0~V,$				fмск/6	bps
			$2.3~V \leq V_b \leq 2.7~V$	fclк = 20 MHz, fмcк = fclк			3.3	Mbps

# Caution Select the TTL input buffer for RxDq and the N-ch open drain output (VDD tolerance) mode for TxDq by using the PIMg and POMg registers.

- **Remarks 1.** q: UART number (q = 0, 1), g: PIM and POM number (g = 3, 7)
  - 2. Vb[V]: Communication line voltage
  - **3.** fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKS0n bit of the SMR0n register. n: Channel number (n = 0 to 3))
  - **4.** V_{IH} and V_{IL} below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in UART mode.

 $4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V;~V_{\text{IH}} = 2.2~V,~V_{\text{IL}} = 0.8~V$ 

 $2.7~V \leq V_{\text{DD}} \leq 4.0~V,\, 2.3~V \leq V_{\text{b}} \leq 2.7~V;\, V\text{ih} = 2.0~V,\, V\text{il} = 0.5~V$ 

(2) Serial interface: Serial array unit (7/17)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 

(e) Communication at different potential (2.5 V, 3 V) (UART mode) (dedicated baud rate generator output) (2/2)

Parameter	Symbol		Conditions				MAX.	Unit
Transfer rate		Transmission	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,$				Note 1	
			$2.7~V \leq V_b \leq 4.0~V$	fclк = 16.8 MHz, fмск = fclк,			2.8 ^{Note 2}	Mbps
				$C_b = 50 \text{ pF}, R_b = 1.4 \text{ k}\Omega, V_b = 2.7 \text{ V}$				
			$2.7~V \leq V_{\text{DD}} \leq 4.0~V,$				Note 3	
			$2.3~V \leq V_b \leq 2.7~V$	fclк = 19.2 MHz, fмcк = fclк,			1.2 ^{Note 4}	Mbps
				$C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega, V_b = 2.3 \text{ V}$				

**Notes 1.** The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V  $\leq$  V_{DD} = EV_{DD}  $\leq$  5.5 V and 2.7 V  $\leq$  V_b  $\leq$  4.0 V

Maximum transfer rate = 
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{ -C_b \times R_b \times \ln(1 - \frac{2.2}{V_b}) \}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

- 2. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 1** above to calculate the maximum transfer rate under conditions of the customer.
- 3. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V  $\leq$  V_DD = EV_DD  $\leq$  4.0 V and 2.3 V  $\leq$  V_b  $\leq$  2.7 V

Maximum transfer rate = 
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$
 [bps]

* This value is the theoretical value of the relative difference between the transmission and reception sides.

4. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 3** above to calculate the maximum transfer rate under conditions of the customer.

# Caution Select the TTL input buffer for RxDq and the N-ch open drain output (VDD tolerance) mode for TxDq by using the PIMg and POMg registers.

(Remarks are given on the next page.)


## (2) Serial interface: Serial array unit (8/17)

- **Remarks 1.** R_b[Ω]:Communication line (TxDq) pull-up resistance, C_b[F]: Communication line (TxDq) load capacitance, V_b[V]: Communication line voltage
  - **2.** q: UART number (q = 0, 1), g: PIM and POM number (g = 3, 7)
  - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKS0n bit of the SMR0n register. n: Channel number (n = 0 to 3))
  - **4.** V_{IH} and V_{IL} below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in UART mode.


 $\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V; \ V_{\text{IH}} = 2.2 \ V, \ V_{\text{IL}} = 0.8 \ V \\ 2.7 \ V \leq V_{\text{DD}} \leq 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V; \ V_{\text{IH}} = 2.0 \ V, \ V_{\text{IL}} = 0.5 \ V \end{array}$ 

(2) Serial interface: Serial array unit (9/17)

UART mode connection diagram (communication at different potential)



#### UART mode bit width (communication at different potential) (reference)



- Caution Select the TTL input buffer for RxDq and the N-ch open drain output (VDD tolerance) mode for TxDq by using the PIMg and POMg registers.
- Remarks 1. R_b[Ω]:Communication line (TxDq) pull-up resistance, V_b[V]: Communication line voltage
  2. q: UART number (q = 0, 1) , g: PIM and POM number (g = 3, 7)

(2) Serial interface: Serial array unit (10/17)

 $(T_A = -40 \text{ to } +85^{\circ}C, 2.7 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 

(f) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	tKCY1	$4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V,$	500			ns
		$C_b = 50 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$				
		$2.7 \ V \leq V_{\text{DD}} \leq 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} < 2.7 \ V,$	1000			ns
		$C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$				
SCKp high-level width	tĸн1	$4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V,$	tксү1/2 –			ns
		$C_b$ = 50 pF, $R_b$ = 1.4 k $\Omega$	120			
		$2.7 \ V \leq V_{\text{DD}} \leq 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} < 2.7 \ V,$	tксү1/2 –			ns
		$C_b$ = 50 pF, $R_b$ = 2.7 k $\Omega$	275			
SCKp low-level width	tĸ∟1	$4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V,$	tксү1/2 – 20			ns
		$C_b = 50 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$				
		$2.7 \ V \leq V_{\text{DD}} \leq 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} < 2.7 \ V,$	tксү1/2 – 35			ns
		$C_b$ = 50 pF, $R_b$ = 2.7 k $\Omega$				
SIp setup time	tsik1	$4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V,$	195			ns
(to SCKp↑) ^{Note}		$C_b$ = 50 pF, $R_b$ = 1.4 k $\Omega$				
		$2.7 \ V \leq V_{\text{DD}} \leq 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} < 2.7 \ V,$	380			ns
		$C_b=50 \text{ pF},  \text{R}_b=2.7  \text{k}\Omega$				
SIp hold time	tksi1	$4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V,$	30			ns
(from SCKp↑) ^{Note}		$C_b$ = 50 pF, $R_b$ = 1.4 k $\Omega$				
		$2.7 \; V \leq V_{\text{DD}} \leq 4.0 \; V, \; 2.3 \; V \leq V_{\text{b}} < 2.7 \; V, \;$	30			ns
		$C_b = 50 \text{ pF},  \text{R}_b = 2.7 \text{ k}\Omega$				
Delay time from $\overline{\mathrm{SCKp}}\downarrow$ to	tkso1	$4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V,$			165	Ns
SOp output Note		$C_b=50 \text{ pF},  \text{R}_b=1.4  \text{k} \Omega$				
		$2.7 \ V \leq V_{\text{DD}} \leq 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} < 2.7 \ V,$			320	Ns
		$C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$				

Note When DAP0n = 0 and CKP0n = 0, or DAP0n = 1 and CKP0n = 1.

# Caution Select the TTL input buffer for SIp and the N-ch open drain output (VDD tolerance) mode for SOp and SCKp by using the PIMg and POMg registers.

**Remarks 1.**  $R_b[\Omega]$ :Communication line ( $\overline{SCKp}$ , SOp) pull-up resistance,

Cb[F]: Communication line (SIp, SOp, SCKp) load capacitance, Vb[V]: Communication line voltage

- 2. p: CSI number (p = 00, 01, 10), n: Channel number (n = 0 to 2), g: PIM and POM number (g = 3, 7)
- **3.** V_{IH} and V_{IL} below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in CSI mode.

 $4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V;~V\text{ih}$  = 2.2 V, ViL = 0.8 V

 $2.7~V \leq V_{\text{DD}} \leq 4.0~V,\, 2.3~V \leq V_{\text{b}} \leq 2.7~V;\, V_{\text{IH}} = 2.0~V,\, V_{\text{IL}} = 0.5~V$ 

(2) Serial interface: Serial array unit (11/17)


 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 

(f) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Slp setup time	tsik1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V,$	70			ns
(to SCKp↓) ^{Note}		$C_{\rm b}=50~pF,~R_{\rm b}=1.4~k\Omega$				
		$2.7~V \leq V_{\text{DD}} \leq 4.0~V,~2.3~V \leq V_{\text{b}} < 2.7~V,$	100			ns
		$C_{\rm b}=50~pF,~R_{\rm b}=2.7~k\Omega$				
SIp hold time	tksi1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V,$	30			ns
(from SCKp↓) ^{Note}		$C_{b}=50 \text{ pF},  \text{R}_{b}=1.4  \text{k}\Omega$				
		$2.7~V \leq V_{\text{DD}} \leq 4.0~V,~2.3~V \leq V_{\text{b}} < 2.7~V,$	30			ns
		$C_{b}=50~pF,~R_{b}=2.7~k\Omega$				
Delay time from SCKp↑ to	tkso1	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V,$			40	ns
SOp output ^{Note}		$C_{\rm b}=50~pF,~R_{\rm b}=1.4~k\Omega$				
		$2.7~V \leq V_{\text{DD}} \leq 4.0~V,~2.3~V \leq V_{\text{b}} < 2.7~V,$			40	ns
		$C_{\rm b}=50~pF,~R_{\rm b}=2.7~k\Omega$				

**Note** When DAPOn = 0 and CKPOn = 1, or DAPOn = 1 and CKPOn = 0.

## CSI mode connection diagram (communication at different potential)




# Caution Select the TTL input buffer for SIp and the N-ch open drain output (VDD tolerance) mode for SOp and SCKp by using the PIMg and POMg registers.

**Remarks 1.**  $R_b[\Omega]$ :Communication line (SCKp, SOp) pull-up resistance,  $C_b[F]$ : Communication line (SIp, SOp, SCKp) load capacitance,  $V_b[V]$ : Communication line voltage


- **2.** p: CSI number (p = 00, 01, 10), n: Channel number (n = 0 to 2), g: PIM and POM number (g = 3, 7)
- **3.** V_{IH} and V_{IL} below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in CSI mode.


 $\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V; \ V_{\text{IH}} = 2.2 \ V, \ V_{\text{IL}} = 0.8 \ V \\ 2.7 \ V \leq V_{\text{DD}} \leq 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V; \ V_{\text{IH}} = 2.0 \ V, \ V_{\text{IL}} = 0.5 \ V \end{array}$ 

(2) Serial interface: Serial array unit (12/17)



CSI mode serial transfer timing: master mode (communication at different potential) (When DAP0n = 0 and CKP0n = 0, or DAP0n = 1 and CKP0n = 1)





- Caution Select the TTL input buffer for SIp and the N-ch open drain output (VDD tolerance) mode for SOp and SCKp by using the PIMg and POMg registers.
- **Remark** p: CSI number (p = 00, 01, 10), n: Channel number (n = 0 to 2), g: PIM and POM number (g = 3, 7)

# (2) Serial interface: Serial array unit (13/17)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 

Parameter	Symbol	C	conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	<b>t</b> ксү2	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,$	16.6 MHz < fмск	<b>12/f</b> мск			ns
		$2.7 \: V {\le} V_b {\le} 4.0 \: V$	$12.5 \text{ MHz} < f_{MCK} \le 16.6 \text{ MHz}$	<b>10/f</b> мск			ns
			$8.3 \text{ MHz} < \text{fmck} \le 12.5 \text{ MHz}$	<b>8/f</b> мск			ns
			fмск ≤ 8.3 MHz	6/fмск			ns
		$2.7~V \leq V_{\text{DD}} < 4.0~V,$	17.5 MHz < fмск	18/fмск			ns
		$2.3V{\leq}V_b{\leq}2.7V$	$15 \text{ MHz} < f_{MCK} \le 17.5 \text{ MHz}$	16/fмск			ns
			12.5 MHz < fmck $\leq$ 15 MHz	14/fмск			ns
			$10 \text{ MHz} < f_{MCK} \le 12.5 \text{ MHz}$	12/fмск			ns
			$7.5 \text{ MHz} < f_{\text{MCK}} \le 10 \text{ MHz}$	10/fмск			ns
			$5 \text{ MHz} < f_{MCK} \le 7.5 \text{ MHz}$	<b>8/f</b> мск			ns
			fмск ≤5 MHz	<b>6/f</b> мск			ns
SCKp high-/low-level width	tкн2, tкL2	$4.0 V \le V_{DD} \le 5.5 V, 2.$	$7 V \le V_b \le 4.0 V$	fксү2/2 – 20			ns
		$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}, 2.$	$3 V \leq V_b \leq 2.7 V$	fксү₂/2 – 35			ns
SIp setup time (to SCKp↑) ^{Note 1}	tsik2			1/fмск + 90			ns
SIp hold time (from SCKp↑) ^{Note 2}	tksi2			50			ns
Delay time from $\overline{\mathrm{SCKp}}\downarrow$ to	tkso2	$4.0 V \le V_{DD} \le 5.5 V, 2.$	$7 V \le V_b \le 4.0 V,$			1/fмск + 245	ns
SOp output ^{Note 3}		$C_b = 50 \text{ pF}, R_b = 1.4 \text{ km}$	$C_b = 50 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
		$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}, 2.$	$3 V \leq V_b \leq 2.7 V$ ,			1/fмск + 400	ns
		$C_{\rm b}$ = 50 pF, $R_{\rm b}$ = 2.7 ks	Ω				


(g) Communication at different potential (2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

(Notes, Caution and Remarks are given on the next page.)

## (2) Serial interface: Serial array unit (14/17)

- **Notes 1.** When DAP0n = 0 and CKP0n = 0, or DAP0n = 1 and CKP0n = 1. The SIp setup time becomes "to  $\overline{SCKp}\downarrow$ " when DAP0n = 0 and CKP0n = 1, or DAP0n = 1 and CKP0n = 0.
  - **2.** When DAP0n = 0 and CKP0n = 0, or DAP0n = 1 and CKP0n = 1. The SIp hold time becomes "from  $\overline{SCKp}\downarrow$ " when DAP0n = 0 and CKP0n = 1, or DAP0n = 1 and CKP0n = 0.
  - **3.** When DAP0n = 0 and CKP0n = 0, or DAP0n = 1 and CKP0n = 1. The delay time to SOp output becomes "from SCKp↑" when DAP0n = 0 and CKP0n = 1, or DAP0n = 1 and CKP0n = 0.

#### CSI mode connection diagram (communication at different potential)



# Caution Select the TTL input buffer for SIp and SCKp and the N-ch open drain output (VDD tolerance) mode for SOp by using the PIMg and POMg registers.

**Remarks 1.**  $R_b[\Omega]$ :Communication line (SOp) pull-up resistance,


Cb[F]: Communication line (SOp, SCKp) load capacitance, Vb[V]: Communication line voltage

- **2.** p: CSI number (p = 00, 01, 10), g: PIM and POM number (g = 3, 7)
- fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSOn bit of the SMROn register. n: Channel number (n = 0 to 2))
- **4.** V_{IH} and V_{IL} below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in CSI mode.


 $\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V; \ V_{\text{IH}} = 2.2 \ V, \ V_{\text{IL}} = 0.8 \ V \\ 2.7 \ V \leq V_{\text{DD}} \leq 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V; \ V_{\text{IH}} = 2.0 \ V, \ V_{\text{IL}} = 0.5 \ V \end{array}$ 

## (2) Serial interface: Serial array unit (15/17)

CSI mode serial transfer timing: slave mode (communication at different potential) (When DAP0n = 0 and CKP0n = 0, or DAP0n = 1 and CKP0n = 1)



CSI mode serial transfer timing: slave mode (communication at different potential) (When DAP0n = 0 and CKP0n = 1, or DAP0n = 1 and CKP0n = 0)



# Caution Select the TTL input buffer for SIp and SCKp and the N-ch open drain output (VDD tolerance) mode for SOp by using the PIMg and POMg registers.

**Remark** p: CSI number (p = 00, 01, 10), n: Channel number (n = 0 to 2), g: PIM and POM number (g = 3, 7)

(2) Serial interface: Serial array unit (16/17)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{\text{DD}} = \text{EV}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCL10 clock frequency	fsc∟	$4.0 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V},$		400	kHz
		$2.7 \text{ V} \le V_b \le 4.0 \text{ V},$			
		$C_b = 100 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$			
		$2.7~V \leq V_{\text{DD}} \leq 4.0~V,$		400	kHz
		$2.3~V \le V_{b} \le 2.7~V,$			
		$C_b$ = 100 pF, $R_b$ = 2.7 k $\Omega$			
Hold time when SCL10 = "L"	tLOW	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,$	1065		ns
		$2.7~V \le V_{b} \le 4.0~V,$			
		$C_b$ = 100 pF, $R_b$ = 1.4 k $\Omega$			
		$2.7~V \leq V_{\text{DD}} \leq 4.0~V,$	1065		ns
		$2.3~V \le V_{b} \le 2.7~V,$			
		$C_{\text{b}}$ = 100 pF, $R_{\text{b}}$ = 2.7 $k\Omega$			
Hold time when SCL10 = "H"	tніgн	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,$	445		ns
		$2.7~V \le V_{b} \le 4.0~V,$			
		$C_b$ = 100 pF, $R_b$ = 1.4 k $\Omega$			
		$2.7~V \leq V_{\text{DD}} \leq 4.0~V,$	445		ns
		$2.3~V \le V_{b} \le 2.7~V,$			
		$C_{b}=100 \text{ pF},  \text{R}_{b}=2.7  \text{k}\Omega$			
Data setup time (reception)	tsu:dat	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,$	1/fмск + 190		ns
		$2.7~V \le V_{b} \le 4.0~V,$			
		$C_b$ = 100 pF, $R_b$ = 1.4 k $\Omega$			
		$2.7~V \leq V_{\text{DD}} \leq 4.0~V,$	1/fмск + 190		ns
		$2.3~V \leq V_{b} \leq 2.7~V,$			
		$C_{\text{b}}$ = 100 pF, $R_{\text{b}}$ = 2.7 $k\Omega$			
Data hold time (transmission)	thd:dat	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,$	0	160	ns
		$2.7~V \le V_b \! \le \! 4.0~V,$			
		$C_b$ = 100 pF, $R_b$ = 1.4 k $\Omega$			
		$2.7~V \leq V_{\text{DD}} \leq 4.0~V,$	0	160	ns
		$2.3~V \le V_b \le 2.7~V,$			
		$C_{b}$ = 100 pF, $R_{b}$ = 2.7 $k\Omega$			

(h) Communication at different potential (2.5 V, 3 V) (simplified l²C mode)

Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance) mode for SDA10 and the N-ch open drain output (VDD tolerance) mode for SCL10 by using the PIM3 and POM3 registers.

**Remarks 1.**  $R_b[\Omega]$ :Communication line (SDA10, SCL10) pull-up resistance,


- Cb[F]: Communication line (SDA10, SCL10) load capacitance, Vb[V]: Communication line voltage **2.** fмск: Serial array unit operation clock frequency
  - (Operation clock to be set by the CKS02 bit of the SMR02 register.)
- **3.** V_{IH} and V_{IL} below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in simplified I²C mode.

 $4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V;~V_{\text{IH}} = 2.2~V,~V_{\text{IL}} = 0.8~V$ 


 $2.7~V \leq V_{\text{DD}} \leq 4.0~V,\,2.3~V \leq V_{\text{b}} \leq 2.7~V;\,V_{\text{IH}} = 2.0~V,\,V_{\text{IL}} = 0.5~V$ 

# (2) Serial interface: Serial array unit (17/17)

# Simplified I²C mode connection diagram (communication at different potential)



## Simplified I²C mode serial transfer timing (communication at different potential)



Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance) mode for SDA10 and the N-ch open drain output (VDD tolerance) mode for SCL10 by using the PIM3 and POM3 registers.

**Remark**  $R_b[\Omega]$ : Communication line (SDA10, SCL10) pull-up resistance,  $V_b[V]$ : Communication line voltage

(3) Serial interface: IICA


(TA = -40 to +85°C, 1.8 V  $\leq$  VDD = EVDD  $\leq$  5.5 V, Vss = EVss = AVss = 0 V)

(a) IICA

Parameter	Symbol	Conditions	Standard	d Mode	High-Spe	ed Mode	Unit
			MIN.	MAX.	MIN.	MAX.	
SCL0 clock frequency	fsc∟		0	100	0	400	kHz
Setup time of restart condition ^{Note 1}	tsu:sta		4.7		0.6		μs
Hold time	thd:sta		4.0		0.6		μs
Hold time when SCL0 = "L"	tLOW		4.7		1.3		μs
Hold time when SCL0 = "H"	tніgн		4.0		0.6		μs
Data setup time (reception)	tsu:dat		250		100		ns
Data hold time (transmission)Note 2	thd:dat		0		0	0.9	μs
Setup time of stop condition	tsu:sto		4.0		0.6		μs
Bus-free time	<b>t</b> BUF		4.7		1.3		μs
Rise time of SDA0 and SCL0 signals	tR			1000	2.0+0.1 C₀	300	ns
Fall time of SDA0 and SCL0 signals	t⊧			300	2.0+0.1 C₅	300	ns
Load capacitance value of each communication line (SCL0, SDA0)	Cb			400		400	pF

**Notes 1.** The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of the during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.



#### **IICA** serial transfer timing

# (4) Serial interface: On-chip debug (UART)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 

## (a) On-chip debug (UART)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate			fськ/2 ¹²		fс∟к/6	bps
		Flash memory programming mode			3.33	Mbps
TOOL1 output frequency	ftool1	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			10	MHz
		$1.8~V \leq V_{\text{DD}} < 2.7~V$			2.5	MHz

Parameter	Symbol	Condi	tions	MIN.	TYP.	MAX.	Unit
Resolution	Res					10	bit
Overall error ^{Notes 1, 2}	AINL	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$				±0.4	%FSR
		$2.7~V \leq AV_{\text{REF}} < 4.0~V$				±0.6	%FSR
		$1.8~V \leq AV_{\text{REF}} < 2.7~V$				±1.2	%FSR
Conversion time	<b>t</b> CONV	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$	High speed mode 1	2.5		66.6	μs
			Normal mode	6.1		66.6	μs
		$2.7~V \leq AV_{\text{REF}} < 4.0~V$	High speed mode 1	4.5		66.6	μs
			Normal mode	12.2		66.6	μs
		$1.8~V \leq AV_{\text{REF}} < 2.7~V$	Voltage boost mode	27		66.6	μs
Zero-scale error ^{Notes 1, 2}	EZS	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$	Normal mode			±0.4	%FSR
		$2.7~V \leq AV_{\text{REF}} < 4.0~V$	Normal mode			±0.6	%FSR
Full-scale error ^{Notes 1, 2}	EFS	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$	Normal mode			±0.4	%FSR
		$2.7~V \leq AV_{\text{REF}} < 4.0~V$	Normal mode			±0.6	%FSR
Integral non-linearity errorNote 1	ILE	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$				±2.5	LSB
		$2.7~V \leq AV_{\text{REF}} < 4.0~V$				±4.5	LSB
		$1.8~V \leq AV_{\text{REF}} < 2.7~V$				±6.5	LSB
Differential non-linearity error Note 1	DLE	$4.0~V \leq AV_{\text{REF}} \leq 5.5~V$				±1.5	LSB
		$2.7 \text{ V} \leq AV_{\text{REF}} < 4.0 \text{ V}$				±2.0	LSB
		$1.8~V \leq AV_{\text{REF}} < 2.7~V$				±2.0	LSB
Analog input voltage	VAIN	$1.8~V \leq AV_{\text{REF}} \leq 5.5~V$		AVss		AVREF	V

# A/D Converter Characteristics

 $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, 1.8 \text{ V} \le \text{AV}_{\text{REF}} \le \text{V}_{DD}, \text{Vss} = \text{EV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V})$ 

**Notes 1.** Excludes quantization error ( $\pm 1/2$  LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

# Programmable gain amplifier characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{AV}_{REF} \le \text{V}_{DD}, \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input offset voltage	VIOAMP			T.B.D		mV
Input voltage range	VIAMP	×1 gain	0.1AVREF		0.45AV _{REF}	V
		Other than above	0.1AV _{REF} /gain		0.9AV _{REF} /gain	V
Maximum output voltage	VOAMP		0.1AVREF		0.9AVREF	V
Slew rate	SR⊧	Rising edge		T.B.D		V/ <i>µ</i> s
	SRR	Falling edge		T.B.D		V/ <i>µ</i> s
Gain	RG			1 to 12		times
Operation stabilization wait time	tamp				3	μs

Remark Slew rate: The change with respect to the rise or fall of the output voltage

V/ $\mu$ s: The change in voltage per 1  $\mu$ s

Operation stabilization wait time: Time required until a state is entered where the DC and AC specifications of the programmable gain amplifier are satisfied after the operation of the programmable gain amplifier has been enabled (OAEN of OAM register = 1)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input offset voltage	VIOCMP			T.B.D		mV
Input voltage range	VICMP		0.1AVREF		0.9AV _{REF}	V
Internal reference voltage deviation	$\varDelta V_{IREF}$			T.B.D		%
Response time	tcr	Input amplitude = $\pm 100 \text{ mV}$ , at rising edge ^{Note 1}		T.B.D		ns
	tcF	Input amplitude = $\pm 100 \text{ mV}$ , at falling edge ^{Note 2}		T.B.D		ns
Operation stabilization wait time	tсмр				1	μS
Reference voltage stabilization wait time	tvr				1	μS

# **Comparator characteristics**

 $(T_A = -40 \text{ to } +85^{\circ}C, 2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{AV}_{REF} \le \text{V}_{DD}, \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 

**Notes 1.** Characteristics of pulse response when CMP0P input or programmable gain amplifier output changes from the comparator reference voltage –100 mV to the comparator reference voltage +100 mV.

2. Characteristics of pulse response when CMP0P input or programmable gain amplifier output changes from the comparator reference voltage +100 mV to the comparator reference voltage -100 mV.



Remark	Operation stabilization wait time:	
--------	------------------------------------	--


Reference voltage stabilization wait time:

Time required until a state is entered where the DC and AC specifications of the comparator are satisfied after the operation of the comparator has been enabled (CnEN of CnCTL register = 1) (n = 0, 1) Time required until the voltage level of the internal reference voltage circuit reaches 99% of the ideal value after the internal reference voltage has been enabled (CnVRE of CnRVM register = 1) (n = 0, 1)

POC Circuit Characteristics (T	▲ = -40 to +85°C, Vss = 0 V)
--------------------------------	------------------------------

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	Power supply rise time	1.52	1.61	1.70	V
	VPDR	Power supply fall time	1.5	1.59	1.68	V
Power supply voltage rise inclination	tртн	Change inclination of VDD: 0 V $\rightarrow$ VPOR	0.5			V/ms
Minimum pulse width	tew	When the voltage drops	200			μs
Detection delay time					200	μs

#### **POC Circuit Timing**



#### Time

## Supply Voltage Rise Time (T_A = -40 to +85°C, Vss = 0 V)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Maximum time to rise to 1.8 V (V _{DD} (MIN.)) ^{Note} (V _{DD} : 0 V $\rightarrow$ 1.8 V)	tpup1	LVI default start function stopped is set (LVIOFF (option byte) = 1), when RESET input is not used			3.6	ms
Maximum time to rise to 1.8 V (V_DD ( <u>MIN.)</u> ) ^{Note} (releasing RESET input $\rightarrow$ V_DD: 1.8 V)	tpup2	LVI default start function stopped is set (LVIOFF (option byte) = 1), when $\overrightarrow{\text{RESET}}$ input is used			1.88	ms

Note Make sure to raise the power supply in a shorter time than this.

## Supply Voltage Rise Time Timing

• When RESET pin input is not used

• When RESET pin input is used (when external reset is released by the RESET pin, after POC has been released)



	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection	Supply voltage level	VLVIO		4.12	4.22	4.32	V
voltage		VLVI1		3.97	4.07	4.17	V
		VLVI2		3.82	3.92	4.02	V
		<b>V</b> LVI3		3.66	3.76	3.86	V
		VLVI4		3.51	3.61	3.71	V
		VLVI5		3.35	3.45	3.55	V
		VLVI6		3.20	3.30	3.40	V
		VLVI7		3.05	3.15	3.25	V
		VLVI8		2.89	2.99	3.09	V
		VLVI9		2.74	2.84	2.94	V
		VLVI10		2.58	2.68	2.78	V
		VLVI11		2.43	2.53	2.63	V
		VLVI12		2.28	2.38	2.48	V
		VLVI13		2.12	2.22	2.32	V
		VLVI14		1.97	2.07	2.17	V
		VLVI15		1.81	1.91	2.01	V
	External input pin ^{Note 1}	VEXLVI	$\text{EXLVI} < \text{V}_{\text{DD}}, \ 1.8 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}$	1.11	1.21	1.31	V
	Power supply voltage on power application	Vpuplvi	When LVI default start function enabled is set	1.87	2.07	2.27	V
Minimum pulse width		t∟w		200			μS
Detection d	elay time					200	μs
Operation s	stabilization wait time ^{Note 2}					10	μS


## LVI Circuit Characteristics (T_A = -40 to +85°C, VPDR ≤ VDD = EVDD ≤ 5.5 V, Vss = EVss = 0 V)

Notes 1. The EXLVI/P120/INTP0 pin is used.

2. Time required from setting bit 7 (LVION) of the low-voltage detection register (LVIM) to 1 to operation stabilization

**Remark**  $V_{LVI(n-1)} > V_{LVIn}$ : n = 1 to 15


#### **LVI Circuit Timing**



Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.5 ^{Note}		5.5	V

# Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (T_A = -40 to +85°C)

**Note** The value depends on the POC detection voltage. When the voltage drops, the data is retained until a POC reset is effected, but data is not retained when a POC reset is effected.



#### Flash Memory Programming Characteristics

(TA = -40 to +85°C, 1.8 V  $\leq$  VDD = EVDD  $\leq$  5.5 V, Vss = EVss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
VDD supply current	ldd	Typ. = 10 MHz, Max. = 20 MHz		6	20	mA
CPU/peripheral hardware clock frequency	fclĸ	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	2		20	MHz
Number of rewrites per chip	Cerwr	Retention: 15 years 1 erase + 1 write after erase = 1 rewrite ^{Note}	100			Times


**Note** When a product is first written after shipment, "erase  $\rightarrow$  write" and "write only" are both taken as one rewrite.


Preliminary User's Manual U19291EJ1V0UD

## 29.1 78K0R/KC3-L (44-pin products)

μ PD78F1000GB-GAF-AX, 78F1001GB-GAF-AX, 78F1002GB-GAF-AX, 78F1003GB-GAF-AX

# 44-PIN PLASTIC LQFP (10x10)







1.00

© NEC Electronics Corporation 2005


ZD

ZE

# 29.2 78K0R/KC3-L (48-pin products)

 $\mu$  PD78F1001GA-HAA-AX, 78F1002GA-HAA-AX, 78F1003GA-HAA-AX

# 48-PIN PLASTIC TQFP (FINE PITCH) (7x7)




Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

© NEC Electronics Corporation 2005

## 29.3 78K0R/KD3-L

 $\mu$  PD78F1004GB-GAG-AX, 78F1005GB-GAG-AX, 78F1006GB-GAG-AX

# 52-PIN PLASTIC LQFP (10x10)



### NOTE

Each lead centerline is located within 0.13mm of its true position at maximum material condition.

© NEC Electronics Corporation 2005

1.10


P52GB-65-GAG

ZE

## 29.4 78K0R/KE3-L

 $\mu$  PD78F1007GK-GAJ-AX, 78F1008GK-GAJ-AX, 78F1009GK-GAJ-AX

# 64-PIN PLASTIC LQFP (12x12)



Each lead centerline is located within 0.13 mm of its true position at maximum material condition.

© NEC Electronics Corporation 2005


1.125

P64GK-65-GAJ

ΖE

 $\mu$  PD78F1007GB-GAH-AX, 78F1008GB-GAH-AX, 78F1009GB-GAH-AX

# 64-PIN PLASTIC LQFP(FINE PITCH)(10x10)




Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

© NEC Electronics Corporation 2005

 $\mu$  PD78F1007GA-HAB-AX, 78F1008GA-HAB-AX, 78F1009GA-HAB-AX

# 64-PIN PLASTIC TQFP (FINE PITCH) (7x7)



### NOTE


Each lead centerline is located within 0.07mm of its true position at maximum material condition.

© NEC Electronics Corporation 2005

P64GA-40-HAB

μ PD78F1007F1-AN1-A, 78F1008F1-AN1-A, 78F1009F1-AN1-A

# 64-PIN PLASTIC FBGA (5x5)



0.75 P64F1-50-AN1

© NEC Electronics Corporation 2006


ZE

# APPENDIX A DEVELOPMENT TOOLS

The following development tools are available for the development of systems that employ the 78K0R/Kx3-L. Figure A-1 shows the development tool configuration.




(1) When using the in-circuit emulator QB-78K0RIX3 Note 4



- Notes 1. Download the device file for 78K0R/Kx3-L (DF781009) from the download site for development tools (http://www.necel.com/micro/ods/eng/index.html).
  - 2. The project manager PM+ is included in the assembler package. The PM+ is only used for Windows.
  - **3.** In-circuit emulator QB-78K0RIX3 is supplied with integrated debugger ID78K0R-QB, on-chip debug emulator with programming function QB-MINI2, power supply unit, and USB interface cable. Any other products are sold separately.
  - 4. Under development

(2) When using the on-chip debug emulator with programming function QB-MINI2



- **Notes 1.** Download the device file for 78K0R/Kx3-L (DF781009) and the integrated debugger (ID78K0R-QB) from the download site for development tools (http://www.necel.com/micro/ods/eng/index.html).
  - The project manager PM+ is included in the assembler package. The PM+ is only used for Windows.
  - 3. On-chip debug emulator QB-MINI2 is supplied with USB interface cable, connection cables (10-pin cable and 16-pin cable), and 78K0-OCD board. Any other products are sold separately. In addition, download the software for operating the QB-MINI2 from the download site for MINICUBE2 (http://www.necel.com/micro/en/development/asia/minicube2/minicube2.html).
  - 4. Under development

## A.1 Software Package

SP78K0R	Development tools (software) common to the 78K0R microcontrollers are combined in
78K0R Series software package	this package.

# A.2 Language Processing Software

RA78K0R	This assembler converts programs written in mnemonics into object codes executable
Assembler package	with a microcontroller.
	This assembler is also provided with functions capable of automatically creating symbol
	tables and branch instruction optimization.
	This assembler should be used in combination with a device file (DF781009).
	<precaution environment="" in="" pc="" ra78k0r="" using="" when=""></precaution>
	This assembler package is a DOS-based application. It can also be used in Windows,
	however, by using the Project Manager (included in assembler package) on Windows.
CC78K0R	This compiler converts programs written in C language into object codes executable with
C compiler package	a microcontroller.
	This compiler should be used in combination with an assembler package and device file
	(both sold separately).
	<precaution cc78k0r="" environment="" in="" pc="" using="" when=""></precaution>
	This C compiler package is a DOS-based application. It can also be used in Windows,
	however, by using the Project Manager (included in assembler package) on Windows.
DF781009 ^{Note s 1, 2}	This file contains information peculiar to the device.
Device file	This device file should be used in combination with a tool (RA78K0R, CC78K0R, SM+ for
	78K0R, and ID78K0R-QB) (all sold separately).
	The corresponding OS and host machine differ depending on the tool to be used.

- Notes 1. The DF781009 can be used in common with the RA78K0R, CC78K0R, SM+ for 78K0R, and ID78K0R-QB.
  - 2. Under development

## A.3 Flash Memory Programming Tools

### A.3.1 When using flash memory programmer PG-FP5, FL-PR5, PG-FP4 and FL-PR4

PG-FP5, FL-PR5, PG-FP4, FL-PR4 Flash memory programmer	Flash memory programmer dedicated to microcontrollers with on-chip flash memory.
Flash memory programming adapter Note	Flash memory programming adapter used connected to the flash memory programmer for use.

Note Under development

Remarks 1. The FL-PR4 and FL-PR5 are a product of Naito Densei Machida Mfg. Co., Ltd.

2. Use the latest version of the flash memory programming adapter.

### A.3.2 When using on-chip debug emulator with programming function QB-MINI2

QB-MINI2 On-chip debug emulator with programming function	This is a flash memory programmer dedicated to microcontrollers with on-chip flash memory. It is available also as on-chip debug emulator which serves to debug hardware and software when developing application systems using the 78K0R/Kx3-L microcontrollers. When using this as flash memory programmer, it should be used in
	combination with a connection cable (16-pin cable) and a USB interface cable that is used to connect the host machine.

**Remark** Download the software for operating the QB-MINI2 from the download site for MINICUBE2 (http://www.necel.com/micro/en/development/asia/minicube2/minicube2.html).

# A.4 Debugging Tools (Hardware)

### A.4.1 When using in-circuit emulator QB-78K0RIX3

QB-78K0RIX3 ^{Notes 1, 2} In-circuit emulator	This in-circuit emulator serves to debug hardware and software when developing application systems using the 78K0R/Kx3-L microcontrollers. It supports to the integrated debugger (ID78K0R-QB). This emulator should be used in combination with a power supply unit and emulation probe, and the USB is used to connect this emulator to the host machine.
QB-144-CA-01 Check pin adapter	This check pin adapter is used in waveform monitoring using the oscilloscope, etc.
QB-80-EP-01T Emulation probe	This emulation probe is flexible type and used to connect the in-circuit emulator and target system.
QB-xxxx-EA-xxx ^{Notes 1, 2} Exchange adapter	This exchange adapter is used to perform pin conversion from the in-circuit emulator to target connector.
QB-xxxx-YS-xxxx ^{Notes 1, 2} Space adapter	This space adapter is used to adjust the height between the target system and in-circuit emulator.
QB-xxxx-YQ-xxx ^{Notes 1, 2} YQ connector	This YQ connector is used to connect the target connector and exchange adapter.
QB-xxxx-HQ-Xxx ^{Notes 1, 2} Mount adapter	This mount adapter is used to mount the target device with socket.
QB-xxxx-NQ-xxx ^{Notes 1, 2} Target connector	This target connector is used to mount on the target system.

### Notes 1. Under development

**2.** The part numbers of the exchange adapter, space adapter, YQ connector, mount adapter, and target connector and the packages of the target device are described below.

	Package	Exchange Adapter	Space Adapter	YQ Connector	Mount Adapter	Target Connector
78K0R/	44-pin plastic LQFP	QB-44GB-	QB-44GB-	QB-44GB-	QB-44GB-	QB-44GB-
KC3-L	(GB-GAF type)	EA-04T	YS-01T	YQ-01T	HQ-01T	NQ-01T
	48-pin plastic LQFP	QB-48GA-	QB-48GA-	QB-48GA-	QB-48GA-	QB-48GA-
	(GA-HAA type)	EA-04T	YS-01T	YQ-01T	HQ-01T	NQ-01T
78K0R/	52-pin plastic LQFP	QB-52GB-	QB-52GB-	QB-52GB-	QB-52GB-	QB-52GB-
KD3-L	(GB-GAG type)	EA-04T	YS-01T	YQ-01T	HQ-01T	NQ-01T
78K0R/	64-pin plastic LQFP	QB-64GB-	QB-64GB-	QB-64GB-	QB-64GB-	QB-64GB-
KE3-L	(GB-GAH type)	EA-04T	YS-01T	YQ-01T	HQ-01T	NQ-01T
	64-pin plastic LQFP	QB-64GK-	QB-64GK-	QB-64GK-	QB-64GK-	QB-64GK-
	(GK-GAJ type)	EA-04T	YS-01T	YQ-01T	HQ-01T	NQ-01T
	64-pin plastic TQFP	QB-64GA-	QB-64GA-	QB-64GA-	QB-64GA-	QB-64GA-
	(GA-HAB type)	EA-01T	YS-01T	YQ-01T	HQ-01T	NQ-01T
	64-pin plastic FBGA (F1-AN1 type)	QB-64FC- EA-01T	None	None	None	QB-64FC- NQ-01T

(Remarks are listed on the next page or later.)

Remarks 1. The QB-78K0RIX3 is supplied with the integrated debugger ID78K0R-QB, a USB interface cable, a power supply unit, the on-chip debug emulator QB-MINI2, connection cables (10-pin and 16-pin cables), and the 78K0-OCD board.
Download the software for operating the QB-MINI2 from the download site for development tools

(http://www.necel.com/micro/ods/eng/index.html) when using the QB-MINI2.

2. The packed contents differ depending on the part number, as follows.

Packed Contents	In-Circuit Emulator	Emulation Probe	Exchange Adapter	YQ Connector	Target Connector
Part Number					
QB-78K0RIX3-ZZZ	QB-78K0RIX3 Note	None			
QB-78K0RIX3-T44GB		QB-80-EP-01T	QB-44GB-EA-04T	QB-44GB-YQ-01T	QB-44GB-NQ-01T
QB-78K0RIX3-T48GA			QB-48GA-EA-04T	QB-48GA-YQ-01T	QB-48GA-NQ-01T
QB-78K0RIX3-T52GB			QB-52GB-EA-04T	QB-52GB-YQ-01T	QB-52GB-NQ-01T
QB-78K0RIX3-T64GB			QB-64GB-EA-04T	QB-64GB-YQ-01T	QB-64GB-NQ-01T
QB-78K0RIX3-T64GK			QB-64GK-EA-04T	QB-64GK-YQ-01T	QB-64GK-NQ-01T
QB-78K0RIX3-T64GA			QB-64GA-EA-01T	QB-64GA-YQ-01T	QB-64GA-NQ-01T
QB-78K0RIX3-T64F1			QB-64FC-EA-01T	None	QB-64FC-NQ-01T

Note Under development

### A.4.2 When using on-chip debug emulator with programming function QB-MINI2

QB-MINI2	This on-chip debug emulator serves to debug hardware and software when developing
On-chip debug emulator with	application systems using the 78K0R/Kx3-L microcontrollers. It is available also as flash
programming function	memory programmer dedicated to microcontrollers with on-chip flash memory. When
	using this as on-chip debug emulator, it should be used in combination with a connection
	cable (16-pin cable) and a USB interface cable that is used to connect the host machine.

**Remark** Download the software for operating the QB-MINI2 from the download site for MINICUBE2 (http://www.necel.com/micro/en/development/asia/minicube2/minicube2.html).

# A.5 Debugging Tools (Software)

SM+ for 78K0R ^{Note} System simulator	<ul> <li>SM+ for 78K0R is Windows-based software.</li> <li>It is used to perform debugging at the C source level or assembler level while simulating the operation of the target system on a host machine.</li> <li>Use of SM+ for 78K0R allows the execution of application logical testing and performance testing on an independent basis from hardware development, thereby providing higher development efficiency and software quality.</li> <li>SM+ for 78K0R should be used in combination with the device file (DF781009).</li> </ul>
ID78K0R-QB	This debugger supports the in-circuit emulators for the 78K0R microcontrollers. The ID78K0R-QB is Windows-based software.
Integrated debugger	It has improved C-compatible debugging functions and can display the results of tracing with the source program using an integrating window function that associates the source program, disassemble display, and memory display with the trace result. It should be used in combination with the device file (DF781009).

### Note Under development

# For further information, please contact:

### **NEC Electronics Corporation**

1753, Shimonumabe, Nakahara-ku, Kawasaki, Kanagawa 211-8668, Japan Tel: 044-435-5111 http://www.necel.com/

### [America]

### NEC Electronics America, Inc.

2880 Scott Blvd. Santa Clara, CA 95050-2554, U.S.A. Tel: 408-588-6000 800-366-9782 http://www.am.necel.com/

### [Europe]

### NEC Electronics (Europe) GmbH

Arcadiastrasse 10 40472 Düsseldorf, Germany Tel: 0211-65030 http://www.eu.necel.com/

### Hanover Office Podbielskistrasse 166 B 30177 Hannover Tel: 0 511 33 40 2-0

Munich Office Werner-Eckert-Strasse 9 81829 München Tel: 0 89 92 10 03-0

### Stuttgart Office

Industriestrasse 3 70565 Stuttgart Tel: 0 711 99 01 0-0

### **United Kingdom Branch**

Cygnus House, Sunrise Parkway Linford Wood, Milton Keynes MK14 6NP, U.K. Tel: 01908-691-133

### Succursale Française

9, rue Paul Dautier, B.P. 52 78142 Velizy-Villacoublay Cédex France Tel: 01-3067-5800

### Sucursal en España

Juan Esplandiu, 15 28007 Madrid, Spain Tel: 091-504-2787

### **Tyskland Filial**

Täby Centrum Entrance S (7th floor) 18322 Täby, Sweden Tel: 08 638 72 00

### Filiale Italiana

Via Fabio Filzi, 25/A 20124 Milano, Italy Tel: 02-667541

### **Branch The Netherlands**

Steijgerweg 6 5616 HS Eindhoven The Netherlands Tel: 040 265 40 10

### [Asia & Oceania]

### NEC Electronics (China) Co., Ltd 7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: 010-8235-1155 http://www.cn.necel.com/

### Shanghai Branch

Room 2509-2510, Bank of China Tower, 200 Yincheng Road Central, Pudong New Area, Shanghai, P.R.China P.C:200120 Tel:021-5888-5400 http://www.cn.necel.com/

### Shenzhen Branch

Unit 01, 39/F, Excellence Times Square Building, No. 4068 Yi Tian Road, Futian District, Shenzhen, P.R.China P.C:518048 Tel:0755-8282-9800 http://www.cn.necel.com/

#### NEC Electronics Hong Kong Ltd.

Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: 2886-9318 http://www.hk.necel.com/

### NEC Electronics Taiwan Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwan, R. O. C. Tel: 02-8175-9600 http://www.tw.necel.com/

### NEC Electronics Singapore Pte. Ltd.

238A Thomson Road, #12-08 Novena Square, Singapore 307684 Tel: 6253-8311 http://www.sg.necel.com/

### **NEC Electronics Korea Ltd.**

11F., Samik Lavied'or Bldg., 720-2, Yeoksam-Dong, Kangnam-Ku, Seoul, 135-080, Korea Tel: 02-558-3737 http://www.kr.necel.com/