

**262,144 WORD X 16 BIT DYNAMIC RAM****Description**

The TC51V4260DFTS is the new generation dynamic RAM organized 262,144 word by 16 bits. The TC51V4260DFTS utilizes Toshiba's CMOS silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC51V4260DFTS to be packaged in a standard 44/40 pin plastic TSOP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of  $3.3V \pm 0.3V$  tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

**Features**

- 262,144 word by 16 bit organization
- Fast access time and cycle time
- Single power supply of  $3.3V \pm 0.3V$  with a built-in  $V_{BB}$  generator
- Low Power
  - 342mW MAX. Operating
  - (TC51V4260DFTS-60)
  - 288mW MAX. Operating
  - (TC51V4260DFTS-70)
  - 5.5mW MAX. Standby
- Outputs unlatched at cycle end allows two-dimensional chip selection
- Read-Modify-Write,  $\overline{CAS}$  before  $\overline{RAS}$  refresh,  $\overline{RAS}$ -only refresh, Hidden refresh, Self refresh, and Fast Page Mode capability
- All inputs and outputs TTL compatible
- 512 refresh cycles/64ms
- Package TC51V4260DFTS: TSOP44-P-400B

Note: For packaging details see Mechanical Dimensions section.


**Key Parameters**

ITEM	TC51V4260DFTS	TC51V4260DFTS
	-60	-70
$t_{RAC}$ $\overline{RAS}$ Access Time	60ns	70ns
$t_{AA}$ Column Address Access Time	30ns	35ns
$t_{CAC}$ $\overline{CAS}$ Access Time	15ns	20ns
$t_{RC}$ Cycle Time	110ns	130ns
$t_{PC}$ Fast Page Mode Cycle Time	40ns	45ns


## Pin Name

A0 ~ A8	Address Inputs
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{UCAS}}$	Column Address Strobe/Upper Byte Control
$\overline{\text{LCAS}}$	Column Address Strobe/Lower Byte Control
$\overline{\text{WE}}$	Write Enable
$\overline{\text{OE}}$	Output Enable
I/O1 ~ I/O16	Data Input/Output
V <sub>CC</sub>	Power (+3.3V)
V <sub>SS</sub>	Ground
N.C.	No Connection

## Pin Connection (Top View)

Plastic TSOP  
(Normal Bend Type)

## Block Diagram



## Absolute Maximum Ratings

ITEM	SYMBOL	RATING	UNIT	NOTE
Input Voltage	$V_{IN}$	-0.3~ $V_{CC}+0.3$	V	1
Output Voltage	$V_{OUT}$	-0.3~ $V_{CC}+0.3$	V	1
Power Supply Voltage	$V_{CC}$	-0.3~4.6	V	1
Operating Temperature	$T_{OPR}$	0~70	°C	1
Storage Temperature	$T_{STG}$	-55~150	°C	1
Soldering Temperature (10s)	$T_{SOLDER}$	260	°C	1
Power Dissipation	$P_D$	500	mW	1
Short Circuit Output Current	$I_{OUT}$	50	mA	1

## Recommended DC Operating Conditions (Ta = 0 ~ 70°C)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	NOTE
V <sub>CC</sub>	Supply Voltage	3.0	3.3	3.6	V	2
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>CC</sub> + 0.3*	V	2
V <sub>IL</sub>	Input Low Voltage	-0.3**	-	0.8	V	2

\*V<sub>CC</sub> + 1.2V at pulse width ≤ 20ns (pulse width is measured at V<sub>CC</sub>)\*\*-1.2V at pulse width ≤ 20ns (pulse width is measured at V<sub>SS</sub>)DC Electrical Characteristics (V<sub>CC</sub> = 3.3V ± 0.3V, Ta = 0 ~ 70°C)

SYMBOL	PARAMETER	MIN	MAX	UNIT	NOTE	
I <sub>CC1</sub>	OPERATING CURRENT Average Power Supply Operating Current (RAS, UCAS, LCAS, Address Cycling: t <sub>RC</sub> =t <sub>RC</sub> MIN.)	TC51V4260DFTS-60	-	95	mA	3,4 5
		TC51V4260DFTS-70	-	80		
I <sub>CC2</sub>	STANDBY CURRENT Power Supply Standby Current (RAS=UCAS=LCAS=V <sub>IH</sub> )	-	1	mA		
I <sub>CC3</sub>	RAS ONLY REFRESH CURRENT Average Power Supply Current, RAS Only Mode (RAS Cycling, UCAS=LCAS=V <sub>IH</sub> ; t <sub>RC</sub> =t <sub>RC</sub> MIN.)	TC51V4260DFTS-60	-	95	mA	3,5
		TC51V4260DFTS-70	-	80		
I <sub>CC4</sub>	FAST PAGE MODE CURRENT Average Power Supply Current, Fast Page Mode (RAS = V <sub>IL</sub> , UCAS, LCAS, Address Cycling: t <sub>PC</sub> =t <sub>PC</sub> MIN.)	TC51V4260DFTS-60	-	50	mA	3,4 5
		TC51V4260DFTS-70	-	45		
I <sub>CC5</sub>	STANDBY CURRENT Power Supply Standby Current (RAS=UCAS=LCAS= V <sub>CC</sub> -0.2V)		200	μA		
I <sub>CC6</sub>	CAS BEFORE RAS REFRESH CURRENT Average Power Supply Current, CAS Before RAS Mode (RAS, UCAS, LCAS, Cycling: t <sub>RC</sub> =t <sub>RC</sub> MIN.)	TC51V4260DFTS-60	-	95	mA	3,5
		TC51V4260DFTS-70	-	80		
I <sub>CC7</sub>	BATTERY BACK UP CURRENT Average Power Supply Current, Battery Back Up Mode (RAS Cycling, UCAS or LCAS = CAS Before RAS Cycling or 0.2V, OE, WE, A0~A8=V <sub>CC</sub> -0.2V or 0.2V, I/O1~I/O18 = V <sub>CC</sub> - 0.2V, 0.2V or OPEN: t <sub>RC</sub> = 125μs, t <sub>RAS</sub> = t <sub>RAS</sub> MIN. ~ 1μs)	-	300	μA	3,6	
I <sub>CC8</sub>	SELF REFRESH CURRENT Average Power Supply Current, Self Refresh Mode (RAS=UCAS=LCAS= V <sub>IL</sub> , OE, WE, A0~A8=V <sub>CC</sub> -0.2V or 0.2V, I/O1~I/O18 = V <sub>CC</sub> - 0.2V, 0.2V or OPEN)	-	250	μA		
I <sub>I(L)</sub>	INPUT LEAKAGE CURRENT Input Leakage Current, any input (0V≤V <sub>IN</sub> ≤V <sub>CC</sub> , All Other Pins Not Under Test=0V)	-10	10	μA		
I <sub>O(L)</sub>	OUTPUT LEAKAGE CURRENT (D <sub>OUT</sub> is disabled, (0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> ))	-10	10	μA		
V <sub>OH</sub>	OUTPUT LEVEL Output "H" Level Voltage (I <sub>OUT</sub> =-2mA)	2.4	-	V		
V <sub>OL</sub>	OUTPUT LEVEL Output "L" Level Voltage (I <sub>OUT</sub> =2mA)	-	0.4	V		

Electrical Characteristics and Recommended AC Operating Conditions ( $V_{CC} = 3.3V \pm 0.3V$ ,  $T_a = 0\text{--}70^\circ\text{C}$ ) (Notes 7,8,9)

SYMBOL	PARAMETER	TC51V4260DFTS				UNIT	NOTES
		-60		-70			
		MIN	MAX	MIN	MAX		
$t_{RC}$	Random Read or Write Cycle Time	110	-	130	-	ns	
$t_{RMW}$	Read-Modify-Write Cycle	155	-	180	-	ns	
$t_{PC}$	Fast Page Mode Cycle Time	40	-	45	-	ns	
$t_{PRMW}$	Fast Page Mode Read-Modify-Write Cycle Time	85	-	95	-	ns	
$t_{RAC}$	Access Time from $\overline{RAS}$	-	60	-	70	ns	10,15,16
$t_{CAC}$	Access Time from $\overline{CAS}$	-	15	-	20	ns	10,15
$t_{AA}$	Access Time from Column Address	-	30	-	35	ns	10,16
$t_{CPA}$	Access Time from $\overline{CAS}$ Precharge	-	35	-	40	-	10
$t_{CLZ}$	$\overline{CAS}$ to Output in Low-Z	0	-	0	-	ns	10
$t_{OFF}$	Output Buffer Turn-off Delay	0	15	0	15	ns	11
$t_T$	Transition Time (Rise and Fall)	3	50	3	50	ns	
$t_{RP}$	$\overline{RAS}$ Precharge Time	40	-	50	-	ns	
$t_{RAS}$	$\overline{RAS}$ Pulse Width	60	10,000	70	10,000	ns	
$t_{RASp}$	$\overline{RAS}$ Pulse Width (Fast Page Mode)	60	100,000	70	100,000	ns	
$t_{RSH}$	$\overline{RAS}$ Hold Time	15	-	20	-	ns	
$t_{RHCP}$	$\overline{RAS}$ Hold Time from $\overline{CAS}$ Precharge (Fast Page Mode)	35	-	40	-	ns	
$t_{CSH}$	$\overline{CAS}$ Hold Time	60	-	70	-	ns	
$t_{CAS}$	$\overline{CAS}$ Pulse Width	15	10,000	20	10,000	ns	
$t_{RCD}$	$\overline{RAS}$ to $\overline{CAS}$ Delay Time	20	45	20	50	ns	15
$t_{RAD}$	$\overline{RAS}$ to Column Address Delay Time	15	30	15	35	ns	16
$t_{CRP}$	$\overline{CAS}$ to $\overline{RAS}$ Precharge Time	5	-	5	-	ns	
$t_{CP}$	$\overline{CAS}$ Precharge Time	10	-	10	-	ns	
$t_{ASR}$	Row Address Set-Up Time	0	-	0	-	ns	
$t_{RAH}$	Row Address Hold Time	10	-	10	-	ns	
$t_{ASC}$	Column Address Set-Up Time	0	-	0	-	ns	
$t_{CAH}$	Column Address Hold Time	15	-	15	-	ns	
$t_{RAL}$	Column Address to $\overline{RAS}$ Lead Time	30	-	35	-	ns	
$t_{RCS}$	Read Command Set-Up Time	0	-	0	-	ns	
$t_{RCH}$	Read Command Hold Time	0	-	0	-	ns	12
$t_{RRH}$	Read Command Hold Time referenced to $\overline{RAS}$	0	-	0	-	ns	12
$t_{WCH}$	Write Command Hold Time	10	-	15	-	ns	

## Electrical Characteristics and Recommended AC Operating Conditions (Cont)

SYMBOL	PARAMETER	TC51V4260DFTS				UNIT	NOTES
		-60		-70			
		MIN	MAX	MIN	MAX		
t <sub>WP</sub>	Write Command Pulse Width	10	-	15	-	ns	
t <sub>RWL</sub>	Write Command to $\overline{\text{RAS}}$ Lead Time	15	-	20	-	ns	
t <sub>CWL</sub>	Write Command to $\overline{\text{CAS}}$ Lead Time	14	-	20	-	ns	
t <sub>DS</sub>	Data Set-Up Time	0	-	0	-	ns	13
t <sub>DH</sub>	Data Hold Time referenced to $\overline{\text{RAS}}$	10	-	15	-	ns	13
t <sub>REF</sub>	Refresh Period	-	8	-	8	ms	
t <sub>WCS</sub>	Write Command Set-Up Time	0	-	0	-	ns	14
t <sub>CWD</sub>	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	40	-	45	-	ns	14
t <sub>RWD</sub>	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	85	-	95	-	ns	14
t <sub>AWD</sub>	Column Address to $\overline{\text{WE}}$ Delay Time	55	-	60	-	ns	14
t <sub>CPWD</sub>	$\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	60	-	65	-	ns	14
t <sub>CSR</sub>	$\overline{\text{CAS}}$ Set-Up Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Cycle)	5	-	5	-	ns	
t <sub>CHR</sub>	$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Cycle)	10	-	15	-	ns	
t <sub>RPC</sub>	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge Time	5	-	5	-	ns	
t <sub>CPT</sub>	$\overline{\text{CAS}}$ Precharge Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Counter Test Cycle)	20	-	30	-	ns	
t <sub>ROH</sub>	$\overline{\text{RAS}}$ Hold Time referenced to $\overline{\text{OE}}$	10	-	10	-	ns	
t <sub>OEA</sub>	$\overline{\text{OE}}$ Access Time	-	15	0	20	ns	10
t <sub>OED</sub>	$\overline{\text{OE}}$ to Data Delay	15	-	15	-	ns	
t <sub>OEZ</sub>	Output buffer turn off Delay Time from $\overline{\text{OE}}$	0	15	0	15	ns	11
t <sub>OEH</sub>	$\overline{\text{OE}}$ Command Hold Time	10	-	10	-	ns	
t <sub>ODS</sub>	Output Disable Set-Up Time	0	-	0	-	ns	
t <sub>MCS</sub>	Masked Write Set-Up Time	0	-	10	-	ns	

Capacitance ( $V_{CC} = 3.3V \pm 0.3V$ ,  $f = 1\text{MHz}$ ,  $T_a = 0 \sim 70^\circ\text{C}$ )

SYMBOL	PARAMETER	MIN	MAX	UNIT
C <sub>I1</sub>	Input Capacitance (A0~A8)	-	5	pF
C <sub>I2</sub>	Input Capacitance ( $\overline{\text{RAS}}$ , $\overline{\text{UCAS}}$ , $\overline{\text{LCAS}}$ , $\overline{\text{WE}}$ , $\overline{\text{OE}}$ )	-	7	
C <sub>O</sub>	Input Capacitance (I/O1~I/O16)	-	7	

Note: Please refer to Timing Diagrams Number 1.

**Notes:**

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to  $V_{SS}$ .
3.  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$ ,  $I_{CC6}$  depend on cycle rate.
4.  $I_{CC1}$ ,  $I_{CC4}$  depend on output loading. Specified values are obtained with the output open.
5. Address can be changed one or less while  $\overline{RAS}=V_{IL}$ . In case of  $I_{CC4}$ , it can be changed once or less during a fast page mode cycle ( $t_{PC}$ ).
6. An initial pause of 500 $\mu$ s is required after power-up followed by 8  $\overline{RAS}$  only refresh cycles before proper device operation is achieved. When the internal refresh counter is used, a minimum of 8  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycles instead of 8  $\overline{RAS}$  only refresh cycles are required.
7.  $t_{RAS}(\max.) = 1\mu$ s is only applied to refresh of battery back-up.  $t_{RAS}(\max.) = 10\mu$ s is applied to functional operating.
8. AC measurements assume  $t_T=5$ ns.
9.  $V_{IH}(\min.)$  and  $V_{IL}(\max.)$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
10. This parameter is measured with a load equivalent to 1 LVTTTL load and 100pF at  $V_{OH} = 2.0V$  ( $I_{OUT} = -2mA$ ),  $V_{OL} = 0.8V$  ( $I_{OUT} = 2mA$ ).
11.  $t_{OFF}(\max.)$  and  $t_{OEZ}(\max.)$  define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
12. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
13. These parameters are referenced to  $\overline{UCAS}$ ,  $\overline{LCAS}$  leading edge in early write cycles and to  $\overline{WE}$ , leading edge in Read-Modify-Write cycles.
14.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ ,  $t_{AWD}$  and  $t_{CPWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\min.)$ , the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) through the entire cycle; if  $t_{RWD} \geq t_{RWD}(\min.)$ ,  $t_{CWD} \geq t_{CWD}(\min.)$ ,  $t_{AWD} \geq t_{AWD}(\min.)$  and  $t_{CPWD} \geq t_{CPWD}(\min.)$  (Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.
15. Operation within the  $t_{RCD}(\max.)$  limit insures that  $t_{RAC}$  can be met.  $t_{RCD}(\max.)$  is specified as a reference point only: If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max.)$  limit, then access time is controlled by  $t_{CAC}$ .
16. Operation within the  $t_{RAD}(\max.)$  limit insures that  $t_{RAC}(\max.)$  can be met.  $t_{RAD}(\max.)$  is specified as a reference point only: If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max.)$  limit, then access time is controlled by  $t_{AA}$ .