



STRH100N10

N-channel 100 V, 0.030 Ω , TO-254AA
rad-hard low gate charge STripFET™ Power MOSFET

Features

V_{BDSS}	I_D	$R_{DS(on)}$	Q_g
100 V	48 A	30 mOhm	135 nC

- Fast switching
- 100% avalanche tested
- Hermetic package
- 70 krad TID
- Single event effect (SEE) hardened
- SEB & SEGR with 32 Mev/cm²/mg LET ions

Applications

- Satellite
- High reliability

Description

This N-channel Power MOSFET is realized with STMicroelectronics unique STripFET™ process has specifically been designed to sustain high TID and provide immunity to heavy ion effects. It is also intended for any application with low gate charge drive requirements. This Power MOSFET is full ESCC qualified.




Figure 1. Internal schematic diagram




Table 1. Device summary

Part number ⁽¹⁾	ESCC part number	Quality level	Package	Lead finish	Mass (g)	Temp. range	EPPL
STRH100N10FSY1	-	Engineering model	TO-254AA	Gold	10	-55 to 125°C	-
STRH100N10FSY301	5205/021/01	ESCC flight		Solder dip			Target
STRH100N10FSY302	5205/021/02						-

1. Depending ESCC part number mentioned on the purchase order.

Contents

1	Electrical ratings	3
2	Electrical characteristics	4
	2.1 Electrical characteristics (curves)	6
3	Test circuits	9
4	Package mechanical data	10
5	Packaging mechanical data	14
6	Revision history	15

1 Electrical ratings

($T_C = 25\text{ °C}$ unless otherwise specified)

Table 2. Absolute maximum ratings (pre-irradiation)

Symbol	Parameter	Value	Unit
$V_{DS}^{(1)}$	Drain-source voltage ($V_{GS} = 0$)	100	V
$V_{GS}^{(2)}$	Gate-source voltage	± 20	V
$I_D^{(3)}$	Drain current (continuous)	48	A
$I_D^{(3)}$	Drain current (continuous) at $T_C = 100\text{ °C}$	30	A
$I_{DM}^{(4)}$	Drain current (pulsed)	192	A
$P_{TOT}^{(3)}$	Total dissipation	170	W
$dv/dt^{(5)}$	Peak diode recovery voltage slope	2.6	V/ns
T_{stg}	Storage temperature	- 55 to 150	°C
T_J	Operating junction temperature		°C

1. This rating is guaranteed @ $T_J \geq 25\text{ °C}$ (see [Figure 10: Normalized \$BV_{DSS}\$ vs temperature](#)).
2. This value is guaranteed over the full range of temperature.
3. Rated according to the $R_{thj-case} + R_{thc-s}$.
4. Pulse width limited by safe operating area.
5. $I_{SD} \leq 48\text{ A}$, $di/dt \leq 100\text{ A}/\mu\text{s}$, $V_{DD} = 80\% V_{(BR)DSS}$.

Table 3. Thermal data

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction-case max	0.52	°C/W
R_{thc-s}	Case-to-sink typ	0.21	°C/W

Table 4. Avalanche characteristics

Symbol	Parameter	Value	Unit
I_{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by T_J max)	24	A
$E_{AS}^{(1)}$	Single pulse avalanche energy (starting $T_J = 25\text{ °C}$, $I_D = I_{AR}$, $V_{DD} = 50\text{ V}$)	954	mJ
E_{AS}	Single pulse avalanche energy (starting $T_J = 110\text{ °C}$, $I_D = I_{AR}$, $V_{DD} = 50\text{ V}$)	280	mJ
E_{AR}	Repetitive avalanche ($V_{dd} = 50\text{ V}$, $I_{AR} = 24\text{ A}$, $f = 10\text{ KHz}$, $T_J = 25\text{ °C}$, duty cycle = 50%)	60	mJ

Table 4. Avalanche characteristics (continued)

Symbol	Parameter	Value	Unit
E_{AR}	Repetitive avalanche ($V_{dd} = 50$ V, $I_{AR} = 24$ A, $f = 100$ KHz, $T_J = 25$ °C, duty cycle = 10%)	24	mJ
	Repetitive avalanche ($V_{dd} = 50$ V, $I_{AR} = 24$ A, $f = 100$ KHz, $T_J = 110$ °C, duty cycle = 10%)	7.7	

1. Maximum rating value.

2 Electrical characteristics

($T_C = 25\text{ °C}$ unless otherwise specified).

Pre-irradiation

Table 5. On/off states (pre-irradiation)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	80% BV_{DSS}			10	μA
I_{GSS}	Gate body leakage current ($V_{DS} = 0$)	$V_{GS} = \pm 20\text{ V}$			± 100	nA
$BV_{DSS}^{(1)}$	Drain-to-source breakdown voltage	$V_{GS} = 0, I_D = 1\text{ mA}$	100			V
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 1\text{ mA}$	2		4.5	V
$R_{DS(on)}$	Static drain-source on resistance	$V_{GS} = 12\text{ V}; I_D = 24\text{ A}$		0.030	0.035	Ω

1. This rating is guaranteed @ $T_J \geq 25\text{ °C}$ (see [Figure 10: Normalized \$BV_{DSS}\$ vs temperature](#)).

Table 6. Dynamic (pre-irradiation)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss} $C_{oss}^{(1)}$ C_{rss}	Input capacitance Output capacitance Reverse transfer capacitance	$V_{GS} = 0, V_{DS} = 25\text{ V},$ $f = 1\text{ MHz}$	3940 543 190	4925 679 237	5910 815 284	pF pF pF
$C_{oss\ eq.}^{(1)}$	Equivalent output capacitance ⁽²⁾	$V_{GS} = 0, V_{DD} = 80\text{ V}$		480		pF
Q_g Q_{gs} Q_{gd}	Total gate charge Gate-to-source charge Gate-to-drain ("Miller") charge	$V_{DD} = 50\text{ V}, I_D = 48\text{ A},$ $V_{GS} = 12\text{ V}$	108 22 36	135 27 45	162 32 54	nC nC nC
$R_G^{(3)}$	Gate input resistance	f=1MHz gate DC bias=0 test signal level=20mV open drain	1.2	1.7	2	Ω
L_G	Gate inductance			4.5		nH
L_S	Source inductance			7.5		nH
L_D	Drain inductance			7.5		nH

1. This value is guaranteed over the full range of temperature.

2. This value is defined as the ratio between the Q_{oss} and the voltage value applied.

3. Not tested, guaranteed by process.

Table 7. Switching times (pre-irradiation)

Symbol	Parameter	Test conditions	Min.	Typ.	Max	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 50\text{ V}$, $I_D = 24\text{ A}$, $R_G = 4.7\ \Omega$, $V_{GS} = 12\text{ V}$	24	29.5	35	ns
t_r	Rise time		34	43	52	ns
$t_{d(off)}$	Turn-off-delay time		79	99.2	119	ns
t_f	Fall time		33	42	50	ns

Table 8. Source drain diode (pre-irradiation) ⁽¹⁾

Symbol	Parameter	Test conditions	Min.	Typ.	Max	Unit	
I_{SD}	Source-drain current				48	A	
$I_{SDM}^{(2)}$	Source-drain current (pulsed)				192	A	
$V_{SD}^{(3)}$	Forward on voltage	$I_{SD} = 48\text{ A}$, $V_{GS} = 0$			1.5	V	
$t_{rr}^{(4)}$	Reverse recovery time	$I_{SD} = 48\text{ A}$, $di/dt = 100\text{ A}/\mu\text{s}$ $V_{DD} = 50\text{ V}$, $T_J = 25\text{ }^\circ\text{C}$	332	415	498	ns	
$Q_{rr}^{(4)}$	Reverse recovery charge			5			μC
$I_{RRM}^{(4)}$	Reverse recovery current			24			A
$t_{rr}^{(4)}$	Reverse recovery time	$I_{SD} = 48\text{ A}$, $di/dt = 100\text{ A}/\mu\text{s}$ $V_{DD} = 50\text{ V}$, $T_J = 150\text{ }^\circ\text{C}$	400	500	600	ns	
$Q_{rr}^{(4)}$	Reverse recovery charge			7			μC
$I_{RRM}^{(4)}$	Reverse recovery current			28			A

1. Refer to the [Figure 16](#).
2. Pulse width limited by safe operating area.
3. Pulsed: pulse duration = 300 μs , duty cycle 1.5%.
4. Not tested in production, guaranteed by process.

3 Radiation characteristics

The technology of the STMicroelectronics rad-hard Power MOSFETs is extremely resistant to radiative environments. Every manufacturing lot is tested for total ionizing dose^(a) using the TO-3 package. Both pre-irradiation and post-irradiation performances are tested and specified using the same circuitry and test conditions in order to provide a direct comparison.

($T_{amb} = 22 \pm 3 \text{ }^\circ\text{C}$ unless otherwise specified).

Total dose radiation (TID) testing

One bias conditions using the TO-3 package:

- V_{GS} bias: + 15 V applied and $V_{DS} = 0 \text{ V}$ during irradiation

The following parameters are measured (see [Table 9](#), [Table 10](#) and [Table 11](#)):

- before irradiation
- after irradiation
- after 24 hrs @ room temperature
- after 240 hrs @ 100 °C anneal

Table 9. Post-irradiation on/off states @ $T_J = 25 \text{ }^\circ\text{C}$, (Co60 γ rays 70 K Rad(Si))

Symbol	Parameter	Test conditions	Drift values Δ	Unit
I_{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	80% BV_{DSS}	+4	μA
I_{GSS}	Gate body leakage current ($V_{DS} = 0$)	$V_{GS} = \pm 20 \text{ V}$	± 150	nA
BV_{DSS}	Drain-to-source breakdown voltage	$V_{GS} = 0, I_D = 1 \text{ mA}$	-25%	V
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 1 \text{ mA}$	-50% / + 5%	V
$R_{DS(on)}$	Static drain-source on resistance	$V_{GS} = 10 \text{ V}; I_D = 36 \text{ A}$	$\pm 10\%$	Ω

Table 10. Dynamic post-irradiation @ $T_J = 25 \text{ }^\circ\text{C}$, (Co60 γ rays 70 K Rad(Si))⁽¹⁾

Symbol	Parameter	Test conditions	Drift values Δ	Unit
Q_g	Total gate charge	$I_G = 1 \text{ mA}, V_{GS} = 12 \text{ V}, V_{DS} = 50 \text{ V}, I_{DS} = 40 \text{ A}$	-5% / +50%	nC
Q_{gs}	Gate-source charge		$\pm 35\%$	
Q_{gd}	Gate-drain charge		-5% / +130%	

1. Parameter not measured after irradiation but guaranteed by the results obtained during the evaluation phase that proves this parameter is directly correlated to the $V_{GS(th)}$ shift.

a. Irradiation done according to the ESCC 22900 specification, window 1).

Table 11. Source drain diode post-irradiation @ T_J= 25 °C, (Co60 γ rays 70 K Rad(Si))⁽¹⁾

Symbol	Parameter	Test conditions	Drift values Δ.	Unit
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 50 A, V _{GS} = 0	±10%	V

1. Refer to [Figure 16](#).
2. Pulsed: pulse duration = 300 μs, duty cycle 1.5%

Single event effect, SOA

The technology of the STMicroelectronics rad-hard Power MOSFETs is extremely resistant to heavy ion environment for single event effect.^(b)SEB and SEGR tests have been performed with a fluence of 3e+5 ions/cm².

The accept/reject criteria are:

- SEB test: drain voltage checked, trigger level is set to V_{ds} = - 5 V. Stop condition: as soon as a SEB occurs or if the fluence reaches 3e+5 ions/cm².
- SEGR test: the gate current is monitored every 100 ms. A gate stress is performed before and after irradiation. Stop condition: as soon as the gate current reaches 100 nA (during irradiation or during PIGS test) or if the fluence reaches 3e+5 ions/cm².

The results are:

- no SEB
- SEGR test produces the following SOA (see [Table 12: Single event effect \(SEE\), safe operating area \(SOA\)](#) and [Figure 2: Single event effect, SOA](#))

Table 12. Single event effect (SEE), safe operating area (SOA)

Ion	Let (Mev/(mg/cm ²))	Energy (MeV)	Range (μm)	V _{DS} (V)				
				@V _{GS} =0	@V _{GS} = -2 V	@V _{GS} = -5 V	@V _{GS} = -10 V	@V _{GS} = -20 V
Kr	32	768	94	100	80	60	30	10

b. Irradiation per MIL-STD-750E, method 1080 (bias circuit in [Figure 3: Single event effect, bias circuit](#)).

Figure 2. Single event effect, SOA





Figure 3. Single event effect, bias circuit^(c)



c. Bias condition during radiation refer to [Table 12: Single event effect \(SEE\), safe operating area \(SOA\)](#) .

4 Electrical characteristics (curves)

Figure 4. Safe operating area




Figure 5. Thermal impedance




Figure 6. Output characteristics




Figure 7. Transfer characteristics




Figure 8. Gate charge vs gate-source voltage




Figure 9. Capacitance variations




Figure 10. Normalized BV_{DSS} vs temperature




Figure 11. Static drain-source on resistance




Figure 12. Normalized gate threshold voltage vs temperature




Figure 13. Normalized on resistance vs temperature






Figure 14. Source drain-diode forward characteristics



5 Test circuits

Figure 15. Switching times test circuit for resistive load ⁽¹⁾



1. Max driver V_{GS} slope = 1V/ns (no DUT)

Figure 16. Source drain diode





Figure 17. Unclamped inductive load test circuit (single pulse and repetitive)




6 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

Table 13. TO-254AA mechanical data

Dim.	mm			Inch		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	6.32		6.20	0.249		0.260
A1	1.02		1.27	0.040		0.050
A2		3.81			0.150	
b	0.89		1.27	0.035		0.050
b1	0.89	1.02	1.14	0.035	0.040	0.050
D	20.07		20.32	0.790		0.800
D1	13.59		13.84	0.535		0.545
D2	-	-	-	-	-	-
e		3.81			0.150	
E	13.59		13.84	0.535		0.545
L	13.46		13.97	0.530		0.550
L1	16.89		17.40	0.665		0.685
P	3.53		3.78	0.139		0.149

Figure 18. TO-254AA mechanical drawing



7 Order codes

Table 14. Ordering information

Order code ⁽¹⁾	ESCC part number	Quality level	Package	Lead finish	EPPL	Marking	Packing
STRH100N10FSY1	-	Engineering model	TO-254AA	Gold	-	STRH100N10FSY1 BeO	Strip pack
STRH100N10FSY301	5205/021/01	ESCC flight			Target	520502101	
STRH100N10FSY302	5205/021/02			Solder dip	-	520502102	

1. Depending ESCC part number mentioned on the purchase order.

Contact ST sales office for information about the specific conditions for:

- Products in die form
- Tape and reel packing

8 Revision history

Table 15. Document revision history

Date	Revision	Changes
13-May-2010	1	First release.
14-Jun-2010	2	Updated Table 1: Device summary .

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com