



128Mb Synchronous DRAM

Features

- High Performance:

| CAS Latency | Maximum Operating Speed | | |
|-------------|-------------------------|-------------|----|
| | PC166 (6K) | PC133 (75B) | |
| 2 | 7.5 | 10 | ns |
| 3 | 6 | 7.5 | ns |

- Single Pulsed $\overline{\text{RAS}}$ Interface
- Fully Synchronous to Positive Clock Edge
- Four Banks controlled by BA0/BA1 (Bank Select)
- Programmable CAS Latency: 2, 3
- Programmable Burst Length: 1, 2, 4, 8 or full page

- Programmable Wrap: Sequential or Interleave
- Multiple Burst Read with Single Write Option
- Automatic and Controlled Precharge Command
- Dual Data Mask for byte control (x16)
- Auto Refresh (CBR) and Self Refresh
- Suspend Mode and Power Down Mode
- Standard Power operation
- Random Column Address every CK (1-N Rule)
- Single Power Supply, either 3.3V or 2.5V
- LVTTTL compatible
- Packages: BGA and TSOP-Type II
- Lead-free & Halogen-free product available

Description

The NT5SV8M16DS, NT5SV8M16DT, NT5SV8M16DG and NT5SV8M16DF are four-bank Synchronous DRAMs organized as 2Mbit x 16 I/O x 4 Bank. These synchronous devices achieve high-speed data transfer rates of up to 166MHz by employing a pipeline chip architecture that synchronizes the output data to a system clock. NT5SV64M4BT, NT5SV32M8BT and NT5SV16M16BT are the same devices in lead free packaging.

The device is designed to comply with all JEDEC standards set for synchronous DRAM products, both electrically and mechanically. All of the control, address, and data input/output (I/O or DQ) circuits are synchronized with the positive edge of an externally supplied clock.

$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, and $\overline{\text{CS}}$ are pulsed signals which are examined at the positive edge of each externally applied clock (CK). Internal chip operating modes are defined by combinations of these signals and a command decoder initiates the necessary timings for each operation. A fifteen bit address bus accepts address data in the conventional $\overline{\text{RAS}}/\overline{\text{CAS}}$ multiplexing style. Thirteen row addresses (A0-A12) and two bank select addresses (BA0, BA1) are strobed with $\overline{\text{RAS}}$. Eleven column addresses (A0-A9, A11) plus bank select addresses and A10 are strobed with $\overline{\text{CAS}}$. Column addresses A11 and A9 are dropped on the x16 device.

Prior to any access operation, the $\overline{\text{CAS}}$ latency, burst length, and burst sequence must be programmed into the device by address inputs A0-A12, BA0, BA1 during a mode register set cycle. In addition, it is possible to program a multiple burst

sequence with single write cycle for write through cache operation.

Operating the four memory banks in an interleave fashion allows random access operation to occur at a higher rate than is possible with standard DRAMs. A sequential and gap-less data rate of up to 166MHz is possible depending on burst length, $\overline{\text{CAS}}$ latency, and speed grade of the device. Auto Refresh (CBR) and Self Refresh operation are supported.



128Mb Synchronous DRAM

Ordering Information

| Organization | Part Number | Package | Power | Speed Grade Clock Frequency CL-t _{RCD} -t _{RP} | Notes |
|--------------|-----------------|---------------------------------------|-------|--|---------------------|
| 8M x 16 | NT5SV8M16DS-6K | 400mil 54-PIN TSOP II Lead-Free | 3.3V | 166MHz-3-3-3 | Lead free packaging |
| | NT5SV8M16DT-6K | 400mil 54-PIN TSOP II | | | |
| | NT5SV8M16DG-6K | 54 Balls BGA Lead-Free | | | Lead free packaging |
| | NT5SV8M16DF-6K | 54 Balls BGA | | | |
| | NT5SV8M16DS-75B | 400mil 54-PIN TSOP II Lead-Free | | 133MHz-3-3-3 | Lead free packaging |
| | NT5SV8M16DT-75B | 400mil 54-PIN TSOP II | | | |
| | NT5SV8M16DG-75B | 54 Balls BGA Lead-Free | | | Lead free packaging |
| | NT5SV8M16DF-75B | 54 Balls BGA | | | |
| 8M x 16 | NT5SE8M16DS-6K | 400mil 54-PIN TSOP II Lead-Free | 2.5V | 166MHz-3-3-3 | Lead free packaging |
| | NT5SE8M16DT-6K | 400mil 54-PIN TSOP II | | | |
| | NT5SE8M16DG-6K | 54 Balls BGA Lead-Free | | | Lead free packaging |
| | NT5SE8M16DF-6K | 54 Balls BGA | | | |
| | NT5SE8M16DS-75B | 400mil 54-PIN TSOP II Lead-Free | | 133MHz-3-3-3 | Lead free packaging |
| | NT5SE8M16DT-75B | 400mil 54 PIN TSOP II | | | |
| | NT5SE8M16DG-75B | 54 Balls BGA Lead-Free | | | Lead free packaging |
| | NT5SE8M16DF-75B | 54 Balls BGA | | | |

CL = CAS Latency
 Lead-free products are also halogen-free

Nanya Technology Corporation
 Hwa Ya Technology Park 669
 Fu Hsing 3rd Rd., Kueishan,
 Taoyuan, 333, Taiwan, R.O.C.
 Tel: +886-3-328-1688

Please visit our home page for more information: www.nanya.com




128Mb Synchronous DRAM



Pin Configuration - 54 balls 0.8mmx0.8mm Pitch BGA Package

<Top View >

See the balls through the package.






128Mb Synchronous DRAM

Pin Configuration - 54 pins 400 mill TSOPII Package

<Top View >





128Mb Synchronous DRAM

Pin Description

| | | | |
|------------------|-----------------------|-----------------|-----------------------|
| CK | Clock Input | DQ0-DQ15 | Data Input/Output |
| CKE (CKE0, CKE1) | Clock Enable | DQM, LDQM, UDQM | Data Mask |
| \overline{CS} | Chip Select | V_{DD} | Power (+3.3V) |
| \overline{RAS} | Row Address Strobe | V_{SS} | Ground |
| \overline{CAS} | Column Address Strobe | V_{DDQ} | Power for DQs (+3.3V) |
| \overline{WE} | Write Enable | V_{SSQ} | Ground for DQs |
| BA1, BA0 | Bank Select | NC | No Connection |
| A0 - A12 | Address Inputs | — | — |


Input/Output Functional Description

| Symbol | Type | Polarity | Function |
|---|--------------|---------------|---|
| CK | Input | Positive Edge | The system clock input. All of the SDRAM inputs are sampled on the rising edge of the clock. |
| CKE, CKE0, CKE1 | Input | Active High | Activates the CK signal when high and deactivates the CK signal when low. By deactivating the clock, CKE low initiates the Power Down mode, Suspend mode, or the Self Refresh mode. |
| \overline{CS} | Input | Active Low | \overline{CS} enables the command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue. |
| \overline{RAS} , \overline{CAS} , \overline{WE} | Input | Active Low | When sampled at the positive rising edge of the clock, \overline{CAS} , \overline{RAS} , and \overline{WE} define the operation to be executed by the SDRAM. |
| BA1, BA0 | Input | — | Selects which bank is to be active. |
| A0 - A12 | Input | — | During a Bank Activate command cycle, A0-A12 defines the row address (RA0-RA12) when sampled at the rising clock edge. During a Read or Write command cycle, A0-A9 and A11 defines the column address (CA0-CA9, CA11), when sampled at the rising clock edge. Assume the x4 organization. A10 is used to invoke auto-precharge operation at the end of the burst read or write cycle. If A10 is high, auto-precharge is selected and BA0, BA1 defines the bank to be precharged. If A10 is low, autoprecharge is disabled. During a Precharge command cycle, A10 is used in conjunction with BA0, BA1 to control which bank(s) to precharge. If A10 is high, all banks will be precharged regardless of the state of BS. If A10 is low, then BA0 and BA1 are used to define which bank to precharge. |
| DQ0 - DQ15 | Input-Output | — | Data Input/Output pins operate in the same manner as on conventional DRAMs. |
| DQM LDQM UDQM | Input | Active High | The Data Input/Output mask places the DQ buffers in a high impedance state when sampled high. In x16 products, the LDQM and UDQM control the lower and upper byte I/O buffers, respectively. In Read mode, DQM has a latency of two clock cycles and controls the output buffers like an output enable. DQM low turns the output buffers on and DQM high turns them off. In Write mode, DQM has a latency of zero and operates as a word mask by allowing input data to be written if it is low but blocks the write operation if DQM is high. |
| V_{DD} , V_{SS} | Supply | — | Power and ground for the input buffers and the core logic. |
| V_{DDQ} , V_{SSQ} | Supply | — | Isolated power supply and ground for the output buffers to provide improved noise immunity. |



128Mb Synchronous DRAM

Block Diagram





128Mb Synchronous DRAM

Power On and Initialization

The default power on state of the mode register is supplier specific and may be undefined. The following power on and initialization sequence guarantees the device is preconditioned to each users specific needs.

Like a conventional DRAM, the Synchronous DRAM must be powered up and initialized in a predefined manner. During power on, all V_{DD} and V_{DDQ} pins must be built up simultaneously to the specified voltage when the input signals are held in the "NOP" state. The power on voltage must not exceed $V_{DD}+0.3V$ on any of the input pins or V_{DD} supplies. The CK signal must be started at the same time. After power on, an initial pause of 200 μs is required followed by a precharge of all banks using the precharge command. To prevent data contention on the DQ bus during power on, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. A minimum of two Auto Refresh cycles (CBR) are also required. These may be done before or after programming the Mode Register. Failure to follow these steps may lead to unpredictable start-up modes.

Programming the Mode Register

For application flexibility, \overline{CAS} latency, burst length, burst sequence, and operation type are user defined variables and must be programmed into the SDRAM Mode Register with a single Mode Register Set Command. Any content of the Mode Register can be altered by re-executing the Mode Register Set Command. If the user chooses to modify only a subset of the Mode Register variables, all four variables must be redefined when the Mode Register Set Command is issued.

After initial power up, the Mode Register Set Command must be issued before read or write cycles may begin. All banks must be in a precharged state and CKE must be high at least one cycle before the Mode Register Set Command can be issued. The Mode Register Set Command is activated by the low signals of \overline{RAS} , \overline{CAS} , \overline{CS} , and \overline{WE} at the positive edge of the clock. The address input data during this cycle defines the parameters to be set as shown in the Mode Register Operation table. A new command may be issued following the mode register set command once a delay equal to t_{RSC} has elapsed.

\overline{CAS} Latency


The \overline{CAS} latency is a parameter that is used to define the delay from when a Read Command is registered on a rising clock edge to when the data from that Read Command becomes available at the outputs. The \overline{CAS} latency is expressed in terms of clock cycles and can have a value of 2 or 3 cycles. The value of the \overline{CAS} latency is determined by the speed grade of the device and the clock frequency that is used in the application. A table showing the relationship between the \overline{CAS} latency, speed grade, and clock frequency appears in the Electrical Characteristics section of this document. Once the appropriate \overline{CAS} latency has been selected it must be programmed into the mode register after power up, for an explanation of this procedure see Programming the Mode Register in the previous section.



128Mb Synchronous DRAM

NANYA

Mode Register Operation (Address Input For Mode Set)





128Mb Synchronous DRAM

Burst Mode Operation

Burst mode operation is used to provide a constant flow of data to memory locations (write cycle), or from memory locations (read cycle). There are three parameters that define how the burst mode will operate. These parameters include burst sequence, burst length, and operation mode. The burst sequence and burst length are programmable, and are determined by address bits A0 - A3 during the Mode Register Set command. Operation mode is also programmable and is set by address bits A7 - A12, BA0, and BA1.

The burst type is used to define the order in which the burst data will be delivered or stored to the SDRAM. Two types of burst sequences are supported, sequential and interleaved. See the table below.

The burst length controls the number of bits that will be output after a Read Command, or the number of bits to be input after a Write Command. The burst length can be programmed to have values of 1, 2, 4, 8 (actual page length is dependent on organization: x4, x8, or x16) and full page sequential burst.

Burst operation mode can be normal operation or multiple burst with single write operation. Normal operation implies that the device will perform burst operations on both read and write cycles until the desired burst length is satisfied. Multiple burst with single write operation was added to support Write Through Cache operation. Here, the programmed burst length only applies to read cycles. All write cycles are single write operations when this mode is selected.

Burst Length and Sequence

| Burst Length | Starting Address (A2 A1 A0) | Sequential Addressing (decimal) | Interleave Addressing (decimal) |
|--------------------|-----------------------------|---------------------------------|---------------------------------|
| 2 | x x 0 | 0, 1 | 0, 1 |
| | x x 1 | 1, 0 | 1, 0 |
| 4 | x 0 0 | 0, 1, 2, 3 | 0, 1, 2, 3 |
| | x 0 1 | 1, 2, 3, 0 | 1, 0, 3, 2 |
| | x 1 0 | 2, 3, 0, 1 | 2, 3, 0, 1 |
| | x 1 1 | 3, 0, 1, 2 | 3, 2, 1, 0 |
| 8 | 0 0 0 | 0, 1, 2, 3, 4, 5, 6, 7 | 0, 1, 2, 3, 4, 5, 6, 7 |
| | 0 0 1 | 1, 2, 3, 4, 5, 6, 7, 0 | 1, 0, 3, 2, 5, 4, 7, 6 |
| | 0 1 0 | 2, 3, 4, 5, 6, 7, 0, 1 | 2, 3, 0, 1, 6, 7, 4, 5 |
| | 0 1 1 | 3, 4, 5, 6, 7, 0, 1, 2 | 3, 2, 1, 0, 7, 6, 5, 4 |
| | 1 0 0 | 4, 5, 6, 7, 0, 1, 2, 3 | 4, 5, 6, 7, 0, 1, 2, 3 |
| | 1 0 1 | 5, 6, 7, 0, 1, 2, 3, 4 | 5, 4, 7, 6, 1, 0, 3, 2 |
| | 1 1 0 | 6, 7, 0, 1, 2, 3, 4, 5 | 6, 7, 4, 5, 2, 3, 0, 1 |
| | 1 1 1 | 7, 0, 1, 2, 3, 4, 5, 6 | 7, 6, 5, 4, 3, 2, 1, 0 |
| 256 (Full Page) | n= A0-A7 | Cn, Cn1+2, Cn+3, C+4, ... | Not supported |

Note: Page length is a function of I/O organization and column addressing.
 x16 organization (CA0-CA8); Page Length = 512 bits




128Mb Synchronous DRAM

Bank Activate Command

In relation to the operation of a fast page mode DRAM, the Bank Activate command correlates to a falling $\overline{\text{RAS}}$ signal. The Bank Activate command is issued by holding $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ high with $\overline{\text{CS}}$ and $\overline{\text{RAS}}$ low at the rising edge of the clock. The Bank Select address BA0 - BA1 is used to select the desired bank. The row address A0 - A12 is used to determine which row to activate in the selected bank.

The Bank Activate command must be applied before any Read or Write operation can be executed. The delay from when the Bank Activate command is applied to when the first read or write operation can begin must meet or exceed the RAS to CAS delay time (t_{RCD}). Once a bank has been activated it must be precharged before another Bank Activate command can be applied to the same bank. The minimum time interval between successive Bank Activate commands to the same bank is determined by the RAS cycle time of the device (t_{RC}). The minimum time interval between interleaved Bank Activate commands (Bank A to Bank B and vice versa) is the Bank to Bank delay time (t_{RRD}). The maximum time that each bank can be held active is specified as $t_{\text{RAS(max)}}$.

Bank Activate Command Cycle



Bank Select

The Bank Select inputs, BA0 and BA1, determine the bank to be used during a Bank Activate, Precharge, Read, or Write operation.

Bank Selection Bits

| BA0 | BA1 | Bank |
|-----|-----|--------|
| 0 | 0 | Bank 0 |
| 1 | 0 | Bank 1 |
| 0 | 1 | Bank 2 |
| 1 | 1 | Bank 3 |



128Mb Synchronous DRAM

Read and Write Access Modes

After a bank has been activated, a read or write cycle can be executed. This is accomplished by setting $\overline{\text{RAS}}$ high and $\overline{\text{CAS}}$ low at the clock's rising edge after the necessary $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay (t_{RCD}). $\overline{\text{WE}}$ must also be defined at this time to determine whether the access cycle is a read operation ($\overline{\text{WE}}$ high), or a write operation ($\overline{\text{WE}}$ low). The address inputs determine the starting column address.

The SDRAM provides a wide variety of fast access modes. A single Read or Write Command will initiate a serial read or write operation on successive clock cycles up to 133 MHz for PC133 or upto 166MHz for PC166 devices. The number of serial data bits for each access is equal to the burst length, which is programmed into the Mode Register.

Similar to Page Mode of conventional DRAMs, a read or write cycle can not begin until the sense amplifiers latch the selected row address information. The refresh period (t_{REF}) is what limits the number of random column accesses to an activated bank. A new burst access can be done even before the previous burst ends. The ability to interrupt a burst operation at every clock cycle is supported; this is referred to as the 1-N rule. When the previous burst is interrupted by another Read or Write Command, the remaining addresses are overridden by the new address.

Precharging an active bank after each read or write operation is not necessary providing the same row is to be accessed again. To perform a read or write cycle to a different row within an activated bank, the bank must be precharged and a new Bank Activate command must be issued. When more than one bank is activated, interleaved (ping pong) bank Read or Write operations are possible. By using the programmed burst length and alternating the access and precharge operations between multiple banks, fast and seamless data access operation among many different pages can be realized. When multiple banks are activated, column to column interleave operation can be done between different pages. Finally, Read or Write Commands can be issued to the same bank or between active banks on every clock cycle.




128Mb Synchronous DRAM

Burst Read Command

The Burst Read command is initiated by having \overline{CS} and \overline{CAS} low while holding \overline{RAS} and \overline{WE} high at the rising edge of the clock. The address inputs determine the starting column address for the burst, the Mode Register sets the type of burst (sequential or interleave) and the burst length (1, 2, 4, 8). The delay from the start of the command to when the data from the first cell appears on the outputs is equal to the value of the \overline{CAS} latency that is set in the Mode Register.


Burst Read Operation



Read Interrupted by a Read

A Burst Read may be interrupted before completion of the burst by another Read Command, with the only restriction being that the interval that separates the commands must be at least one clock cycle. When the previous burst is interrupted, the remaining addresses are overridden by the new address with the burst length. The data from the first Read Command continues to appear on the outputs until the \overline{CAS} latency from the interrupting Read Command is satisfied, at this point the data from the interrupting Read Command appears.

Read Interrupted by a Read






128Mb Synchronous DRAM

Read Interrupted by a Write

To interrupt a burst read with a Write Command, DQM may be needed to place the DQs (output drivers) in a high impedance state to avoid data contention on the DQ bus. If a Read Command will issue data on the first or second clocks cycles of the write operation, DQM is needed to insure the DQs are tri-stated. After that point the Write Command will have control of the DQ bus.

Minimum Read to Write Interval






128Mb Synchronous DRAM



Non-Minimum Read to Write Interval




128Mb Synchronous DRAM

Burst Write Command

The Burst Write command is initiated by having \overline{CS} , \overline{CAS} , and \overline{WE} low while holding \overline{RAS} high at the rising edge of the clock. The address inputs determine the starting column address. There is no \overline{CAS} latency required for burst write cycles. Data for the first burst write cycle must be applied on the DQ pins on the same clock cycle that the Write Command is issued. The remaining data inputs must be supplied on each subsequent rising clock edge until the burst length is completed. When the burst has finished, any additional data supplied to the DQ pins will be ignored.


Burst Write Operation



Write Interrupted by a Write

A burst write may be interrupted before completion of the burst by another Write Command. When the previous burst is interrupted, the remaining addresses are overridden by the new address and data will be written into the device until the programmed burst length is satisfied.

Write Interrupted by a Write






128Mb Synchronous DRAM

Write Interrupted by a Read


A Read Command will interrupt a burst write operation on the same clock cycle that the Read Command is registered. The DQs must be in the high impedance state at least one cycle before the interrupting read data appears on the outputs to avoid data contention. When the Read Command is registered, any residual data from the burst write cycle will be ignored. Data that is presented on the DQ pins before the Read Command is initiated will actually be written to the memory.

Minimum Write to Read Interval



128Mb Synchronous DRAM

Non-Minimum Write to Read Interval





128Mb Synchronous DRAM


Auto-Precharge Operation

Before a new row in an active bank can be opened, the active bank must be precharged using either the Precharge Command or the auto-precharge function. When a Read or a Write Command is given to the SDRAM, the $\overline{\text{CAS}}$ timing accepts one extra address, column address A10, to allow the active bank to automatically begin precharge at the earliest possible moment during the burst read or write cycle. If A10 is low when the Read or Write Command is issued, then normal Read or Write burst operation is executed and the bank remains active at the completion of the burst sequence. If A10 is high when the Read or Write Command is issued, then the auto-precharge function is engaged. During auto-precharge, a Read Command will execute as normal with the exception that the active bank will begin to precharge before all burst read cycles have been completed. Regardless of burst length, the precharge will begin ($\overline{\text{CAS}}$ latency - 1) clocks prior to the last data output. Auto-precharge can also be implemented during Write commands.

A Read or Write Command without auto-precharge can be terminated in the midst of a burst operation. However, a Read or Write Command with auto-precharge cannot be interrupted by a command to the same bank. Therefore use of a Read, Write, or Precharge Command to the same bank is prohibited during a read or write cycle with auto-precharge until the entire burst operation is completed. Once the precharge operation has started the bank cannot be reactivated until the Precharge time (t_{RP}) has been satisfied.


When using the Auto-precharge Command, the interval between the Bank Activate Command and the beginning of the internal precharge operation must satisfy $t_{RAS(\text{min})}$. If this interval does not satisfy $t_{RAS(\text{min})}$ then t_{RCD} must be extended.

Burst Read with Auto-Precharge




128Mb Synchronous DRAM

Burst Read with Auto-Precharge



Burst Read with Auto-Precharge






128Mb Synchronous DRAM


Although a Read Command with auto-precharge can not be interrupted by a command to the same bank, it can be interrupted by a Read or Write Command to a different bank. If the command is issued before auto-precharge begins then the precharge function will begin with the new command. The bank being auto-precharged may be reactivated after the delay t_{RP} .

Burst Read with Auto-Precharge Interrupted by Read



If interrupting a Read Command with auto-precharge with a Write Command, DQM must be used to avoid DQ contention.

Burst Read with Auto-Precharge Interrupted by Write






128Mb Synchronous DRAM


If A10 is high when a Write Command is issued, the Write with Auto-Precharge function is initiated. The bank undergoing auto-precharge cannot be reactivated until t_{DAL} , Data-in to Active delay, is satisfied.

Burst Write with Auto-Precharge




Similar to the Read Command, a Write Command with auto-precharge can not be interrupted by a command to the same bank. It can be interrupted by a Read or Write Command to a different bank, however. The interrupting command will terminate the write. The bank undergoing auto-precharge can not be reactivated until t_{DAL} is satisfied.

Burst Write with Auto-Precharge Interrupted by Write



128Mb Synchronous DRAM

Burst Write with Auto-Precharge Interrupted by Read



Precharge Command

The Precharge Command is used to precharge or close a bank that has been activated. The Precharge Command is triggered when CS, RAS, and WE are low and CAS is high at the rising edge of the clock. The Precharge Command can be used to precharge each bank separately or all banks simultaneously. Three address bits, A10, BA0, and BA1, are used to define which bank(s) is to be precharged when the command is issued.

Bank Selection for Precharge by Address Bits


| A10 | Bank Select | Precharged Bank(s) |
|------|-------------|---------------------------------|
| LOW | BA0, BA1 | Single bank defined by BA0, BA1 |
| HIGH | DON'T CARE | All Banks |

For read cycles, the Precharge Command may be applied ($\overline{\text{CAS}}$ latency - 1) prior to the last data output. For write cycles, a delay must be satisfied from the start of the last burst write cycle until the Precharge Command can be issued. This delay is known as t_{DPL} , Data-in to Precharge delay.


After the Precharge Command is issued, the precharged bank must be reactivated before a new read or write access can be executed. The delay between the Precharge Command and the Activate Command must be greater than or equal to the Precharge time (t_{RP}).

128Mb Synchronous DRAM

Burst Read Followed by the Precharge Command



Burst Write Followed by the Precharge Command






128Mb Synchronous DRAM

Precharge Termination

The Precharge Command may be used to terminate either a burst read or burst write operation. When the Precharge command is issued, the burst operation is terminated and bank precharge begins. For burst read operations, valid data will continue to appear on the data bus as a function of CAS Latency.

Burst Read Interrupted by Precharge






128Mb Synchronous DRAM

Burst write operations will be terminated by the Precharge command. The last write data that will be properly stored in the device is that write data that is presented to the device a number of clock cycles prior to the Precharge command equal to the Data-in to Precharge delay, t_{DPL} .

Precharge Termination of a Burst Write





128Mb Synchronous DRAM

Automatic Refresh Command ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)

When $\overline{\text{CS}}$, $\overline{\text{RAS}}$, and $\overline{\text{CAS}}$ are held low with CKE and $\overline{\text{WE}}$ high at the rising edge of the clock, the chip enters the Automatic Refresh mode (CBR). All banks of the SDRAM must be precharged and idle for a minimum of the Precharge time (t_{RP}) before the Auto Refresh Command (CBR) can be applied. An address counter, internal to the device provides the address during the refresh cycle. No control of the external address pins is required once this cycle has started.

When the refresh cycle has completed, all banks of the SDRAM will be in the precharged (idle) state. A delay between the Auto Refresh Command (CBR) and the next Activate Command or subsequent Auto Refresh Command must be greater than or equal to the $\overline{\text{RAS}}$ cycle time (t_{RC}).

Self Refresh Command

The SDRAM device has a built-in timer to accommodate Self Refresh operation. The Self Refresh Command is defined by having $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, and CKE held low with $\overline{\text{WE}}$ high at the rising edge of the clock. All banks must be idle prior to issuing the Self Refresh Command. Once the command is registered, CKE must be held low to keep the device in Self Refresh mode. When the SDRAM has entered Self Refresh mode all of the external control signals, except CKE , are disabled. The clock is internally disabled during Self Refresh Operation to save power. The user may halt the external clock while the device is in Self Refresh mode, however, the clock must be restarted before the device can exit Self Refresh operation. Once the clock is cycling, the device will exit Self Refresh operation after CKE is returned high. A minimum delay time is required when the device exits Self Refresh Operation and before the next command can be issued. This delay is equal to the $\overline{\text{RAS}}$ cycle time (t_{RC}) plus the Self Refresh exit time (t_{SREX}).


128Mb Synchronous DRAM

Power Down Mode

In order to reduce standby power consumption, two power down modes are available: Precharge and Active Power Down mode. To enter Precharge Power Down mode, all banks must be precharged and the necessary precharge delay (t_{RP}) must occur before the SDRAM can enter the power down mode. If a bank is activated but not performing a Read or Write operation, Active Power Down mode will be entered. (Issuing a Power Down Mode Command when the device is performing a Read or Write operation causes the device to enter Clock Suspend mode. See the following Clock Suspend section.) Once the Power Down mode is initiated by holding CKE low, all of the receiver circuits except CKE are gated off. The Power Down mode does not perform any refresh operations, therefore the device can't remain in Power Down mode longer than the Refresh period (t_{REF}) of the device.

The Power Down mode is exited by bringing CKE high. When CKE goes high, a No Operation Command (or Device Deselect Command) is required on the next rising clock edge.

Power Down Mode Exit Timing






128Mb Synchronous DRAM

Data Mask

The SDRAM has a Data Mask function that can be used in conjunction with data read and write cycles. When the Data Mask is activated (DQM high) during a write cycle, the write operation is prohibited immediately (zero clock latency). If the Data Mask is activated during a read cycle, the data outputs are disabled and become high impedance after a two-clock delay, independent of CAS latency.

Data Mask Activated during a Read Cycle



No Operation Command

The No Operation Command should be used in cases when the SDRAM is in an idle or a wait state. The purpose of the No Operation Command is to prevent the SDRAM from registering any unwanted commands between operations. A No Operation Command is registered when $\overline{\text{CS}}$ is low with $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, and $\overline{\text{WE}}$ held high at the rising edge of the clock. A No Operation Command will not terminate a previous operation that is still executing, such as a burst read or write cycle.

Deselect Command

The Deselect Command performs the same function as a No Operation Command. Deselect Command occurs when $\overline{\text{CS}}$ is brought high, the $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, and $\overline{\text{WE}}$ signals become don't cares.




128Mb Synchronous DRAM

Clock Suspend Mode

During normal access mode, CKE is held high, enabling the clock. When CKE is registered low while at least one of the banks is active, Clock Suspend Mode is entered. The Clock Suspend mode deactivates the internal clock and suspends or “freezes” any clocked operation that was currently being executed. There is a one-clock delay between the registration of CKE low and the time at which the SDRAM’s operation suspends. While in Clock Suspend mode, the SDRAM ignores any new commands that are issued. The Clock Suspend mode is exited by bringing CKE high. There is a one clock cycle delay from when CKE returns high to when Clock Suspend mode is exited.


When the operation of the SDRAM is suspended during the execution of a Burst Read operation, the last valid data output onto the DQ pins will be actively held valid until Clock Suspend mode is exited.

Clock Suspend during a Read Cycle



If Clock Suspend mode is initiated during a burst write operation, the input data is masked and is ignored until the Clock Suspend mode is exited.

Clock Suspend during a Write Cycle





128Mb Synchronous DRAM

Command Truth Table (See note 1)

| Function | Device State | CKE | | \overline{CS} | \overline{RAS} | \overline{CAS} | \overline{WE} | DQM | BA0, BA1 | A10 | A12, A11, A9-A0 | Notes |
|---------------------------|-------------------------|----------------|---------------|-----------------|------------------|------------------|-----------------|-----|----------|-------------|-----------------|-------|
| | | Previous Cycle | Current Cycle | | | | | | | | | |
| Mode Register Set | Idle | H | X | L | L | L | L | X | OP Code | | | |
| Auto (CBR) Refresh | Idle | H | H | L | L | L | H | X | X | X | X | |
| Entry Self Refresh | Idle | H | L | L | L | L | H | X | X | X | X | |
| Exit Self Refresh | Idle (Self-Refresh) | L | H | H | X | X | X | X | X | X | X | |
| | | | | L | H | H | H | | | | | |
| Single Bank Precharge | See Current State Table | H | X | L | L | H | L | X | BS | L | X | 2 |
| Precharge all Banks | See Current State Table | H | X | L | L | H | L | X | X | H | X | |
| Bank Activate | Idle | H | X | L | L | H | H | X | BS | Row Address | | 2 |
| Write | Active | H | X | L | H | L | L | X | BS | L | Column | 2 |
| Write with Auto-Precharge | Active | H | X | L | H | L | L | X | BS | H | Column | 2 |
| Read | Active | H | X | L | H | L | H | X | BS | L | Column | 2 |
| Read with Auto-Precharge | Active | H | X | L | H | L | H | X | BS | H | Column | 2 |
| Reserved | | H | X | L | H | H | L | X | X | X | X | |
| No Operation | Any | H | X | L | H | H | H | X | X | X | X | |
| Device Deselect | Any | H | X | H | X | X | X | X | X | X | X | |
| Clock Suspend Mode Entry | Active | H | L | X | X | X | X | X | X | X | X | 4 |
| Clock Suspend Mode Exit | Active | L | H | X | X | X | X | X | X | X | X | |
| Data Write/Output Enable | Active | H | X | X | X | X | X | L | X | X | X | 5 |
| Data Mask/Output Disable | Active | H | X | X | X | X | X | H | X | X | X | |
| Power Down Mode Entry | Idle/Active | H | L | H | X | X | X | X | X | X | X | 6, 7 |
| | | | | L | H | H | H | | | | | |
| Power Down Mode Exit | Any (Power Down) | L | H | H | X | X | X | X | X | X | X | 6, 7 |
| | | | | L | H | H | H | | | | | |

- All of the SDRAM operations are defined by states of \overline{CS} , \overline{WE} , \overline{RAS} , \overline{CAS} , and DQM at the positive rising edge of the clock. Refer to the Current State Truth Table.
- Bank Select (BA0, BA1): BA0, BA1 = 0,0 selects bank 0; BA0, BA1 = 1,0 selects bank 1; BA0, BA1 = 0,1 selects bank 2; BA0, BA1 = 1,1 selects bank 3.
- Not applicable.
- During normal access mode, CKE is held high and CK is enabled. When it is low, it freezes the internal clock and extends data Read and Write operations. One clock delay is required for mode entry and exit.
- The DQM has two functions for the data DQ Read and Write operations. During a Read cycle, when DQM goes high at a clock timing the data outputs are disabled and become high impedance after a two-clock delay. DQM also provides a data mask function for Write cycles. When it activates, the Write operation at the clock is prohibited (zero clock latency).
- All banks must be precharged before entering the Power Down Mode. (If this command is issued during a burst operation, the device state will be Clock Suspend Mode.) The Power Down Mode does not perform any refresh operations; therefore the device can't remain in this mode longer than the Refresh period (t_{REF}) of the device. One clock delay is required for mode entry and exit.
- A No Operation or Device Deselect Command is required on the next clock edge following CKE going high.



128Mb Synchronous DRAM

Clock Enable (CKE) Truth Table

| Current State | CKE | | Command | | | | | | Action | Notes |
|-----------------------------------|----------------|---------------|------------------------|-------------------------|-------------------------|------------------------|----------|----------|--|-------|
| | Previous Cycle | Current Cycle | $\overline{\text{CS}}$ | $\overline{\text{RAS}}$ | $\overline{\text{CAS}}$ | $\overline{\text{WE}}$ | BA0, BA1 | A12 - A0 | | |
| Self Refresh | H | X | X | X | X | X | X | X | INVALID | 1 |
| | L | H | H | X | X | X | X | X | Exit Self Refresh with Device Deselect | 2 |
| | L | H | L | H | H | H | X | X | Exit Self Refresh with No Operation | 2 |
| | L | H | L | H | H | L | X | X | ILLEGAL | 2 |
| | L | H | L | H | L | X | X | X | ILLEGAL | 2 |
| | L | H | L | L | X | X | X | X | ILLEGAL | 2 |
| | L | L | X | X | X | X | X | X | Maintain Self Refresh | |
| Power Down | H | X | X | X | X | X | X | X | INVALID | 1 |
| | L | H | H | X | X | X | X | X | Power Down mode exit, all banks idle | 2 |
| | L | H | L | X | X | X | X | X | ILLEGAL | 2 |
| | L | L | X | X | X | X | X | X | Maintain Power Down Mode | |
| All Banks Idle | H | H | H | X | X | X | | | Refer to the Idle State section of the Current State Truth Table | 3 |
| | H | H | L | H | X | X | | | | 3 |
| | H | H | L | L | H | X | | | | 3 |
| | H | H | L | L | L | H | X | X | CBR Refresh | |
| | H | H | L | L | L | L | OP Code | | Mode Register Set | 4 |
| | H | L | H | X | X | X | | | Refer to the Idle State section of the Current State Truth Table | 3 |
| | H | L | L | H | X | X | | | | 3 |
| | H | L | L | L | H | X | | | | 3 |
| | H | L | L | L | L | H | X | X | Entry Self Refresh | 4 |
| | H | L | L | L | L | L | OP Code | | Mode Register Set | |
| | L | X | X | X | X | X | X | X | Power Down | 4 |
| Any State other than listed above | H | H | X | X | X | X | X | X | Refer to operations in the Current State Truth Table | |
| | H | L | X | X | X | X | X | X | Begin Clock Suspend next cycle | 5 |
| | L | H | X | X | X | X | X | X | Exit Clock Suspend next cycle | |
| | L | L | X | X | X | X | X | X | Maintain Clock Suspend | |

- For the given Current State CKE must be low in the previous cycle.
- When CKE has a low to high transition, the clock and other inputs are re-enabled asynchronously. The minimum setup time for CKE (t_{CES}) must be satisfied. When exiting power down mode, a NOP command (or Device Deselect Command) is required on the first rising clock after CKE goes high (see page 27).
- The address inputs depend on the command that is issued. See the Idle State section of the Current State Truth Table for more information.
- The Precharge Power Down Mode, the Self Refresh Mode, and the Mode Register Set can only be entered from the all banks idle state.
- Must be a legal command as defined in the Current State Truth Table.



128Mb Synchronous DRAM

Current State Truth Table (Part 1 of 3)(See note 1)

| Current State | Command | | | | | | Description | Action | Notes |
|---------------|---------|-----|-----|----|---------|-------------|----------------------|--|-------|
| | CS | RAS | CAS | WE | BA0,BA1 | A12 - A0 | | | |
| Idle | L | L | L | L | | OP Code | Mode Register Set | Set the Mode Register | 2 |
| | L | L | L | H | X | X | Auto or Self Refresh | Start Auto or Self Refresh | 2, 3 |
| | L | L | H | L | BS | X | Precharge | No Operation | |
| | L | L | H | H | BS | Row Address | Bank Activate | Activate the specified bank and row | |
| | L | H | L | L | BS | Column | Write w/o Precharge | ILLEGAL | 4 |
| | L | H | L | H | BS | Column | Read w/o Precharge | ILLEGAL | 4 |
| | L | H | H | H | X | X | No Operation | No Operation | |
| Row Active | H | X | X | X | X | X | Device Deselect | No Operation or Power Down | 5 |
| | L | L | L | L | | OP Code | Mode Register Set | ILLEGAL | |
| | L | L | L | H | X | X | Auto or Self Refresh | ILLEGAL | |
| | L | L | H | L | BS | X | Precharge | Precharge | 6 |
| | L | L | H | H | BS | Row Address | Bank Activate | ILLEGAL | 4 |
| | L | H | L | L | BS | Column | Write | Start Write; Determine if Auto Precharge | 7, 8 |
| | L | H | L | H | BS | Column | Read | Start Read; Determine if Auto Precharge | 7, 8 |
| Read | L | H | H | H | X | X | No Operation | No Operation | |
| | H | X | X | X | X | X | Device Deselect | No Operation | |
| | L | L | L | L | | OP Code | Mode Register Set | ILLEGAL | |
| | L | L | L | H | X | X | Auto or Self Refresh | ILLEGAL | |
| | L | L | H | L | BS | X | Precharge | Terminate Burst; Start the Precharge | |
| | L | L | H | H | BS | Row Address | Bank Activate | ILLEGAL | 4 |
| | L | H | L | L | BS | Column | Write | Terminate Burst; Start the Write cycle | 8, 9 |
| Write | L | H | L | H | BS | Column | Read | Terminate Burst; Start a new Read cycle | 8, 9 |
| | L | H | H | H | X | X | No Operation | Continue the Burst | |
| | H | X | X | X | X | X | Device Deselect | Continue the Burst | |
| | L | L | L | L | | OP Code | Mode Register Set | ILLEGAL | |
| | L | L | L | H | X | X | Auto or Self Refresh | ILLEGAL | |
| | L | L | H | L | BS | X | Precharge | Terminate Burst; Start the Precharge | |
| | L | L | H | H | BS | Row Address | Bank Activate | ILLEGAL | 4 |
| Write | L | H | L | L | BS | Column | Write | Terminate Burst; Start a new Write cycle | 8, 9 |
| | L | H | L | H | BS | Column | Read | Terminate Burst; Start the Read cycle | 8, 9 |
| | L | H | H | H | X | X | No Operation | Continue the Burst | |
| | H | X | X | X | X | X | Device Deselect | Continue the Burst | |

1. CKE is assumed to be active (high) in the previous cycle for all entries. The Current State is the state of the bank that the Command is being applied to.
2. All Banks must be idle; otherwise, it is an illegal action.
3. If CKE is active (high) the SDRAM will start the Auto (CBR) Refresh operation, if CKE is inactive (low) than the Self Refresh mode is entered.
4. The Current State refers to only one of the banks. If BS selects this bank then the action is illegal. If BS selects the bank not being referenced by the Current State then the action may be legal depending on the state of that bank.
5. If CKE is inactive (low) then the Power Down mode is entered; otherwise there is a No Operation.
6. The minimum and maximum Active time (t_{RAS}) must be satisfied.
7. The RAS to CAS Delay (t_{RCD}) must occur before the command is given.
8. Column address A10 is used to determine if the Auto Precharge function is activated.
9. The command must satisfy any bus contention, bus turn around, and/or write recovery requirements.
10. The command is illegal if the minimum bank to bank delay time (t_{RRD}) is not satisfied.



128Mb Synchronous DRAM

Current State Truth Table (Part 2 of 3)(See note 1)

| Current State | Command | | | | | | | Action | Notes |
|---------------------------|---------|-----|-----|----|---------|-------------|----------------------|---|-------|
| | CS | RAS | CAS | WE | BA0,BA1 | A12 - A0 | Description | | |
| Read with Auto Pre-charge | L | L | L | L | | OP Code | Mode Register Set | ILLEGAL | |
| | L | L | L | H | X | X | Auto or Self Refresh | ILLEGAL | |
| | L | L | H | L | BS | X | Precharge | ILLEGAL | 4 |
| | L | L | H | H | BS | Row Address | Bank Activate | ILLEGAL | 4 |
| | L | H | L | L | BS | Column | Write | ILLEGAL | 4 |
| | L | H | L | H | BS | Column | Read | ILLEGAL | 4 |
| | L | H | H | H | X | X | No Operation | Continue the Burst | |
| | H | X | X | X | X | X | Device Deselect | Continue the Burst | |
| Write with Auto Precharge | L | L | L | L | | OP Code | Mode Register Set | ILLEGAL | |
| | L | L | L | H | X | X | Auto or Self Refresh | ILLEGAL | |
| | L | L | H | L | BS | X | Precharge | ILLEGAL | 4 |
| | L | L | H | H | BS | Row Address | Bank Activate | ILLEGAL | 4 |
| | L | H | L | L | BS | Column | Write | ILLEGAL | 4 |
| | L | H | L | H | BS | Column | Read | ILLEGAL | 4 |
| | L | H | H | H | X | X | No Operation | Continue the Burst | |
| | H | X | X | X | X | X | Device Deselect | Continue the Burst | |
| Precharging | L | L | L | L | | OP Code | Mode Register Set | ILLEGAL | |
| | L | L | L | H | X | X | Auto or Self Refresh | ILLEGAL | |
| | L | L | H | L | BS | X | Precharge | No Operation; Bank(s) idle after t_{RP} | |
| | L | L | H | H | BS | Row Address | Bank Activate | ILLEGAL | 4 |
| | L | H | L | L | BS | Column | Write | ILLEGAL | 4 |
| | L | H | L | H | BS | Column | Read | ILLEGAL | 4 |
| | L | H | H | H | X | X | No Operation | No Operation; Bank(s) idle after t_{RP} | |
| | H | X | X | X | X | X | Device Deselect | No Operation; Bank(s) idle after t_{RP} | |
| Row Activating | L | L | L | L | | OP Code | Mode Register Set | ILLEGAL | |
| | L | L | L | H | X | X | Auto or Self Refresh | ILLEGAL | |
| | L | L | H | L | BS | X | Precharge | ILLEGAL | 4 |
| | L | L | H | H | BS | Row Address | Bank Activate | ILLEGAL | 4, 10 |
| | L | H | L | L | BS | Column | Write | ILLEGAL | 4 |
| | L | H | L | H | BS | Column | Read | ILLEGAL | 4 |
| | L | H | H | H | X | X | No Operation | No Operation; Row Active after t_{RCD} | |
| | H | X | X | X | X | X | Device Deselect | No Operation; Row Active after t_{RCD} | |

1. CKE is assumed to be active (high) in the previous cycle for all entries. The Current State is the state of the bank that the Command is being applied to.
2. All Banks must be idle; otherwise, it is an illegal action.
3. If CKE is active (high) the SDRAM will start the Auto (CBR) Refresh operation, if CKE is inactive (low) than the Self Refresh mode is entered.
4. The Current State refers to only one of the banks. If BS selects this bank then the action is illegal. If BS selects the bank not being referenced by the Current State then the action may be legal depending on the state of that bank.
5. If CKE is inactive (low) then the Power Down mode is entered; otherwise there is a No Operation.
6. The minimum and maximum Active time (t_{RAS}) must be satisfied.
7. The RAS to CAS Delay (t_{RCD}) must occur before the command is given.
8. Column address A10 is used to determine if the Auto Precharge function is activated.
9. The command must satisfy any bus contention, bus turn around, and/or write recovery requirements.
10. The command is illegal if the minimum bank to bank delay time (t_{RRD}) is not satisfied.



128Mb Synchronous DRAM

Current State Truth Table (Part 3 of 3)(See note 1)

| Current State | Command | | | | | | Description | Action | Notes |
|---------------------------------------|---------|-----|-----|----|---------|-------------|----------------------|---|-------|
| | CS | RAS | CAS | WE | BA0,BA1 | A12 - A0 | | | |
| Write Recovering | L | L | L | L | | OP Code | Mode Register Set | ILLEGAL | |
| | L | L | L | H | X | X | Auto or Self Refresh | ILLEGAL | |
| | L | L | H | L | BS | X | Precharge | ILLEGAL | 4 |
| | L | L | H | H | BS | Row Address | Bank Activate | ILLEGAL | 4 |
| | L | H | L | L | BS | Column | Write | Start Write; Determine if Auto Precharge | 9 |
| | L | H | L | H | BS | Column | Read | Start Read; Determine if Auto Precharge | 9 |
| | L | H | H | H | X | X | No Operation | No Operation; Row Active after t_{DPL} | |
| Write Recovering with Auto Pre-charge | H | X | X | X | X | X | Device Deselect | No Operation; Row Active after t_{DPL} | |
| | L | L | L | L | | OP Code | Mode Register Set | ILLEGAL | |
| | L | L | L | H | X | X | Auto or Self Refresh | ILLEGAL | |
| | L | L | H | L | BS | X | Precharge | ILLEGAL | 4 |
| | L | L | H | H | BS | Row Address | Bank Activate | ILLEGAL | 4 |
| | L | H | L | L | BS | Column | Write | ILLEGAL | 4, 9 |
| | L | H | L | H | BS | Column | Read | ILLEGAL | 4, 9 |
| Refreshing | L | H | H | H | X | X | No Operation | No Operation; Precharge after t_{DPL} | |
| | H | X | X | X | X | X | Device Deselect | No Operation; Precharge after t_{DPL} | |
| | L | L | L | L | | OP Code | Mode Register Set | ILLEGAL | |
| | L | L | L | H | X | X | Auto or Self Refresh | ILLEGAL | |
| | L | L | H | L | BS | X | Precharge | ILLEGAL | |
| | L | L | H | H | BS | Row Address | Bank Activate | ILLEGAL | |
| | L | H | L | L | BS | Column | Write | ILLEGAL | |
| Mode Register Accessing | L | H | L | H | BS | Column | Read | ILLEGAL | |
| | L | H | H | H | X | X | No Operation | No Operation; Idle after t_{RC} | |
| | H | X | X | X | X | X | Device Deselect | No Operation; Idle after t_{RC} | |
| | L | L | L | L | | OP Code | Mode Register Set | ILLEGAL | |
| | L | L | L | H | X | X | Auto or Self Refresh | ILLEGAL | |
| | L | L | H | L | BS | X | Precharge | ILLEGAL | |
| | L | L | H | H | BS | Row Address | Bank Activate | ILLEGAL | |
| Mode Register Accessing | L | H | L | L | BS | Column | Write | ILLEGAL | |
| | L | H | L | H | BS | Column | Read | ILLEGAL | |
| | L | H | H | H | X | X | No Operation | No Operation; Idle after two clock cycles | |
| | H | X | X | X | X | X | Device Deselect | No Operation; Idle after two clock cycles | |

1. CKE is assumed to be active (high) in the previous cycle for all entries. The Current State is the state of the bank that the Command is being applied to.
2. All Banks must be idle; otherwise, it is an illegal action.
3. If CKE is active (high) the SDRAM will start the Auto (CBR) Refresh operation, if CKE is inactive (low) than the Self Refresh mode is entered.
4. The Current State refers to only one of the banks. If BS selects this bank then the action is illegal. If BS selects the bank not being referenced by the Current State then the action may be legal depending on the state of that bank.
5. If CKE is inactive (low) then the Power Down mode is entered; otherwise there is a No Operation.
6. The minimum and maximum Active time (t_{RAS}) must be satisfied.
7. The RAS to CAS Delay (t_{RCD}) must occur before the command is given.
8. Column address A10 is used to determine if the Auto Precharge function is activated.
9. The command must satisfy any bus contention, bus turn around, and/or write recovery requirements.
10. The command is illegal if the minimum bank to bank delay time (t_{RBD}) is not satisfied.



128Mb Synchronous DRAM

Absolute Maximum Ratings

| Symbol | Parameter | Rating | Units | Notes |
|-----------|---------------------------------|----------------------|-------|-------|
| V_{DD} | Power Supply Voltage | -0.3 to +4.6 | V | 1 |
| V_{DDQ} | Power Supply Voltage for Output | -0.3 to +4.6 | V | 1 |
| V_{IN} | Input Voltage | -0.3 to $V_{DD}+0.3$ | V | 1 |
| V_{OUT} | Output Voltage | -0.3 to $V_{DD}+0.3$ | V | 1 |
| T_A | Operating Temperature (ambient) | 0 to +70 | °C | 1 |
| T_{STG} | Storage Temperature | -55 to +125 | °C | 1 |
| P_D | Power Dissipation | 1.0 | W | 1 |
| I_{OUT} | Short Circuit Output Current | 50 | mA | 1 |

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions ($T_A = 0^\circ\text{C}$ to 70°C)

| Symbol | Parameter | Rating | | | Units | Notes |
|-----------|---------------------------|--------|------|----------------|-------|-------|
| | | Min. | Typ. | Max. | | |
| V_{DD} | Supply Voltage | 3.0 | 3.3 | 3.6 | V | 1 |
| V_{DDQ} | Supply Voltage for Output | 3.0 | 3.3 | 3.6 | V | 1 |
| V_{IH} | Input High Voltage | 2.0 | — | $V_{DD} + 0.3$ | V | 1, 2 |
| V_{IL} | Input Low Voltage | -0.3 | — | 0.8 | V | 1, 3 |

1. All voltages referenced to V_{SS} and V_{SSQ} .
 2. V_{IH} (max) = $V_{DD} + 1.2V$ for pulse width $\leq 5\text{ns}$.
 3. V_{IL} (min) = $V_{SS} - 1.2V$ for pulse width $\leq 5\text{ns}$.

Capacitance ($T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$, $V_{DD} = 3.3V \pm 0.3V$)

| Symbol | Parameter | Min. | Typ. | Max. | Units | Notes |
|--------|---|------|------|------|-------|-------|
| C_I | Input Capacitance ($\overline{A0-A12}$, $\overline{BA0}$, $\overline{BA1}$, \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{CKE} , \overline{DQM}) | 2.5 | 3.0 | 3.8 | pF | |
| | Input Capacitance (\overline{CK}) | 2.5 | 2.8 | 3.5 | pF | |
| C_O | Output Capacitance ($\overline{DQ0 - DQ15}$) | 4.0 | 4.5 | 6.5 | pF | |




128Mb Synchronous DRAM

DC Electrical Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{DD} = 3.3\text{V} \pm 0.3\text{V}$)

| Symbol | Parameter | Min. | Max. | Units |
|------------|--|------|------|---------------|
| $I_{I(L)}$ | Input Leakage Current, any input ($0.0\text{V} \leq V_{IN} \leq V_{DD}$), All Other Pins Not Under Test = 0V | -1 | +1 | μA |
| $I_{O(L)}$ | Output Leakage Current (D_{OUT} is disabled, $0.0\text{V} \leq V_{OUT} \leq V_{DDQ}$) | -1 | +1 | μA |
| V_{OH} | Output Level (LVTTL) Output "H" Level Voltage ($I_{OUT} = -2.0\text{mA}$) | 2.4 | — | V |
| V_{OL} | Output Level (LVTTL) Output "L" Level Voltage ($I_{OUT} = +2.0\text{mA}$) | — | 0.4 | V |

DC Output Load Circuit





128Mb Synchronous DRAM

Operating, Standby, and Refresh Currents

($T_A = 0$ to $+70^\circ\text{C}$)

| Parameter | Symbol | Test Condition | Speed (2.5V) | | Speed (3.3V) | | Units | Notes |
|--|-------------|---|--------------|-----|--------------|-----|-------|---------|
| | | | 6K | 75B | 6K | 75B | | |
| Operating Current | I_{CC1} | 1 bank operation $t_{RC} = t_{RC}(\text{min})$, $t_{CK} = \text{min}$ Active-Precharge command cycling without burst operation | TBD | TBD | TBD | TBD | mA | 1, 2, 3 |
| Precharge Standby Current in Power Down Mode | I_{CC2P} | $\overline{CKE} \leq V_{IL}(\text{max})$, $t_{CK} = \text{min}$, $\overline{CS} = V_{IH}(\text{min})$ | TBD | TBD | TBD | TBD | mA | 1 |
| | I_{CC2PS} | $\overline{CKE} \leq V_{IL}(\text{max})$, $t_{CK} = \text{Infinity}$, $\overline{CS} = V_{IH}(\text{min})$ | TBD | TBD | TBD | TBD | mA | 1 |
| Precharge Standby Current in Non-Power Down Mode | I_{CC2N} | $\overline{CKE} \geq V_{IH}(\text{min})$, $t_{CK} = \text{min}$, $\overline{CS} = V_{IH}(\text{min})$ | TBD | TBD | TBD | TBD | mA | 1, 5 |
| | I_{CC2NS} | $\overline{CKE} \geq V_{IH}(\text{min})$, $t_{CK} = \text{Infinity}$, | TBD | TBD | TBD | TBD | mA | 1, 7 |
| No Operating Current (Active state: 4 bank) | I_{CC3N} | $\overline{CKE} \geq V_{IH}(\text{min})$, $t_{CK} = \text{min}$, $\overline{CS} = V_{IH}(\text{min})$ | TBD | TBD | TBD | TBD | mA | 1, 5 |
| | I_{CC3P} | $\overline{CKE} \leq V_{IL}(\text{max})$, $t_{CK} = \text{min}$, | TBD | TBD | TBD | TBD | mA | 1, 6 |
| Operating Current (Burst Mode) | I_{CC4} | $t_{CK} = \text{min}$, Read/ Write command cycling, Multiple banks active, gapless data, BL = 4 | TBD | TBD | TBD | TBD | mA | 1, 3, 4 |
| Auto (CBR) Refresh Current | I_{CC5} | $t_{CK} = \text{min}$, $t_{RC} = t_{RC}(\text{min})$ CBR command cycling | TBD | TBD | TBD | TBD | mA | 1 |
| Self Refresh Current | I_{CC6} | $\overline{CKE} \leq 0.2V$ | TBD | TBD | TBD | TBD | mA | 1 |

1. Currents given are valid for a single device. .
2. These parameters depend on the cycle rate and are measured with the cycle determined by the minimum value of t_{CK} and t_{RC} . Input signals are changed up to three times during $t_{RC}(\text{min})$.
3. The specified values are obtained with the output open.
4. Input signals are changed once during $t_{CK}(\text{min})$.
5. Input signals are changed once during three clock cycles.
6. Active Standby Current will be higher if Clock Suspend is entered during a burst read cycle (add 1mA per DQ).
7. Input signals are stable.




128Mb Synchronous DRAM

AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{DD} = 3.3\text{V} \pm 0.3\text{V}$)

1. An initial pause of $200\mu\text{s}$, with DQM and CKE held high, is required after power-up. A Precharge All Banks command must be given followed by a minimum of two Auto (CBR) Refresh cycles before or after the Mode Register Set operation.
2. The Transition time is measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH})
3. In addition to meeting the transition rate specification, the clock and CKE must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
4. Load Circuit A: AC timing tests have $V_{IL} = 0.4\text{V}$ and $V_{IH} = 2.4\text{V}$ with the timing referenced to the 1.40V crossover point
5. Load Circuit A: AC measurements assume $t_T = 1.0\text{ns}$.
6. Load Circuit B: AC timing tests have $V_{IL} = 0.8\text{V}$ and $V_{IH} = 2.0\text{V}$ with the timing referenced to the 1.40V crossover point
7. Load Circuit B: AC measurements assume $t_T = 1.2\text{ns}$.

AC Characteristics Diagrams



128Mb Synchronous DRAM

Clock and Clock Enable Parameters

| Symbol | Parameter | -6K | | -75B | | Units | Notes |
|--------------|---|------|------|------|------|-------|-------|
| | | Min. | Max. | Min. | Max. | | |
| t_{CK3} | Clock Cycle Time, \overline{CAS} Latency = 3 | 6.0 | 1000 | 7.5 | 1000 | ns | |
| t_{CK2} | Clock Cycle Time, \overline{CAS} Latency = 2 | 7.5 | — | 10 | — | ns | |
| $t_{AC3(A)}$ | Clock Access Time, \overline{CAS} Latency = 3 | — | — | — | — | ns | 1 |
| $t_{AC2(A)}$ | Clock Access Time, \overline{CAS} Latency = 2 | — | — | — | — | ns | 1 |
| $t_{AC3(B)}$ | Clock Access Time, \overline{CAS} Latency = 3 | — | 5 | — | 5.4 | ns | 2 |
| $t_{AC2(B)}$ | Clock Access Time, \overline{CAS} Latency = 2 | — | 5.4 | — | 6 | ns | 2 |
| t_{CKH} | Clock High Pulse Width | 2 | — | 2.5 | — | ns | |
| t_{CKL} | Clock Low Pulse Width | 2 | — | 2.5 | — | ns | |
| t_{CES} | Clock Enable Set-up Time | 1.5 | — | 1.5 | — | ns | |
| t_{CEH} | Clock Enable Hold Time | 0.8 | — | 0.8 | — | ns | |
| t_{SB} | Power down mode Entry Time | 0 | 6 | 0 | 7.5 | ns | |
| t_T | Transition Time (Rise and Fall) | 0.3 | 8 | 0.5 | 10 | ns | |

1. Access time is measured at 1.4V. See AC Characteristics: notes 1, 2, 3, 4, 5 and load circuit A.
2. Access time is measured at 1.4V. See AC Characteristics: notes 1, 2, 3, 6, 7 and load circuit B.

Common Parameters

| Symbol | Parameter | -6K | | -75B | | Units | Notes |
|-----------|---|------|------|------|------|-------|-------|
| | | Min. | Max. | Min. | Max. | | |
| t_{CS} | Command Setup Time | 1.5 | — | 1.5 | — | ns | |
| t_{CH} | Command Hold Time | 0.8 | — | 0.8 | — | ns | |
| t_{AS} | Address and Bank Select Set-up Time | 1.5 | — | 1.5 | — | ns | |
| t_{AH} | Address and Bank Select Hold Time | 0.8 | — | 0.8 | — | ns | |
| t_{RCD} | \overline{RAS} to \overline{CAS} Delay | 16 | — | 20 | — | ns | 1 |
| t_{RC} | Bank Cycle Time | 54 | — | 67.5 | — | ns | 1 |
| t_{RAS} | Active Command Period | 36 | 100K | 45 | 100K | ns | 1 |
| t_{RP} | Precharge Time | 16 | — | 20 | — | ns | 1 |
| t_{RRD} | Bank to Bank Delay Time | 12 | — | 15 | — | ns | 1 |
| t_{CCD} | \overline{CAS} to \overline{CAS} Delay Time | 1 | — | 1 | — | CK | |

1. These parameters account for the number of clock cycle and depend on the operating frequency of the clock, as follows:
 the number of clock cycles = specified value of timing / clock period (count fractions as a whole number).

Mode Register Set Cycle

| Symbol | Parameter | -6K | | -75B | | Units |
|-----------|------------------------------|------|------|------|------|-------|
| | | Min. | Max. | Min. | Max. | |
| t_{RSC} | Mode Register Set Cycle Time | 12 | — | 15 | — | ns |



128Mb Synchronous DRAM

Read Cycle

| Symbol | Parameter | -6K | | -75B | | Units | Notes |
|-----------|---------------------------------|------|------|------|------|-------|-------|
| | | Min. | Max. | Min. | Max. | | |
| t_{OH} | Data Out Hold Time | — | — | — | — | ns | 1 |
| | | 2.5 | — | 2.7 | — | ns | 2, 4 |
| t_{LZ} | Data Out to Low Impedance Time | 0 | — | 0 | — | ns | |
| t_{HZ} | Data Out to High Impedance Time | 3 | 6 | 3 | 7 | ns | 3 |
| t_{DQZ} | DQM Data Out Disable Latency | 2 | — | 2 | — | CK | |

1. AC Output Load Circuit A.
2. AC Output Load Circuit B.
3. Referenced to the time at which the output achieves the open circuit condition, not to output voltage levels.
4. Data Out Hold Time with no load must meet 1.8ns (-75H, -75D, -75A).

Refresh Cycle

| Symbol | Parameter | -6K | | -75B | | Units | Notes |
|------------|------------------------|------|------|------|------|-------|-------|
| | | Min. | Max. | Min. | Max. | | |
| t_{REF} | Refresh Period | — | 64 | — | 64 | ms | 1 |
| t_{SREX} | Self Refresh Exit Time | 1 | — | 1 | — | CK | |

1. 8192 auto refresh cycles.

Write Cycle

| Symbol | Parameter | -6K | | -75B | | Units |
|------------|--|------|------|------|------|-------|
| | | Min. | Max. | Min. | Max. | |
| t_{DS} | Data In Set-up Time | 1.5 | — | 1.5 | — | ns |
| t_{DH} | Data In Hold Time | 0.8 | — | 0.8 | — | ns |
| t_{DPL} | Data input to Precharge | 12 | — | 15 | — | ns |
| t_{WR} | Write Recovery Time | 12 | — | 15 | — | ns |
| t_{DAL3} | Data In to Active Delay CAS Latency = 3 | 5 | — | 5 | — | CK |
| t_{DAL2} | Data In to Active Delay CAS Latency = 2 | 4 | — | 4 | — | CK |
| t_{DQW} | DQM Write Mask Latency | 0 | — | 0 | — | CK |




128Mb Synchronous DRAM

Clock Frequency and Latency

| Symbol | Parameter | -6K | -75B | Units |
|-----------|---|-----|------|-------|
| f_{CK} | Clock Frequency | 166 | 133 | MHz |
| t_{CK} | Clock Cycle Time | 6.0 | 7.5 | ns |
| t_{AA} | \overline{CAS} Latency | 3 | 3 | CK |
| t_{RP} | Precharge Time | 3 | 3 | CK |
| t_{RCD} | \overline{RAS} to \overline{CAS} Delay | 3 | 3 | CK |
| t_{RC} | Bank Cycle Time | 9 | 9 | CK |
| t_{RAS} | Minimum Bank Active Time | 6 | 6 | CK |
| t_{DPL} | Data In to Precharge | 2 | 2 | CK |
| t_{DAL} | Data In to Active/Refresh | 5 | 5 | CK |
| t_{RRD} | Bank to Bank Delay Time | 2 | 2 | CK |
| t_{CCD} | \overline{CAS} to \overline{CAS} Delay Time | 1 | 1 | CK |
| t_{WL} | Write Latency | 0 | 0 | CK |
| t_{DQW} | DQM Write Mask Latency | 0 | 0 | CK |
| t_{DQZ} | DQM Data Disable Latency | 2 | 2 | CK |
| t_{CSL} | Clock Suspend Latency | 1 | 1 | CK |

128Mb Synchronous DRAM


AC Parameters for Write Timing





128Mb Synchronous DRAM

AC Parameters for Read Timing (3/3/3)






128Mb Synchronous DRAM



AC Parameters for Read Timing (2/2/2)






128Mb Synchronous DRAM

NANYA

AC Parameters for Read Timing (3/2/2)






128Mb Synchronous DRAM

NANYA


AC Parameters for Read Timing (3/3/3)





128Mb Synchronous DRAM


Mode Register Set





128Mb Synchronous DRAM


Power-On Sequence and Auto Refresh (CBR)





128Mb Synchronous DRAM


Clock Suspension / DQM During Burst Read





128Mb Synchronous DRAM


Clock Suspension / DQM During Burst Write





128Mb Synchronous DRAM

Power Down Mode and Clock Suspend






128Mb Synchronous DRAM

NANYA


Auto Refresh (CBR)






128Mb Synchronous DRAM

Self Refresh (Entry and Exit)



128Mb Synchronous DRAM

Random Row Read (Interleaving Banks) with Precharge






128Mb Synchronous DRAM




Random Row Read (Interleaving Banks) with Auto-Precharge




128Mb Synchronous DRAM

Random Row Write (Interleaving Banks) with Auto-Precharge



128Mb Synchronous DRAM


Random Row Write (Interleaving Banks) with Precharge





128Mb Synchronous DRAM


Read / Write Cycle





128Mb Synchronous DRAM


Interleaved Column Read Cycle





128Mb Synchronous DRAM


Auto Precharge after Read Burst





128Mb Synchronous DRAM

Auto Precharge after Write Burst






128Mb Synchronous DRAM




Burst Read and Single Write Operation





128Mb Synchronous DRAM


CS Function (Only \overline{CS} signal needs to be asserted at minimum rate)






128Mb Synchronous DRAM

Package Dimensions (60 balls, 0.65mmx0.65mm BGA Package)



128Mb Synchronous DRAM

Package Dimensions (400mil; 54 lead; Thin Small Outline Package)





128Mb Synchronous DRAM

Revision Log

| Revision | Date | Modification |
|----------|-------------|--|
| 0.1 | Jun 9, 2004 | Draft release. |
| 0.2 | Aug 3, 2004 | 2.5V part added, full page burst support |

Please visit our home page for more information: www.nanya.com

Nanya Technology Corporation

Hwa Ya Technology Park 669

Fu Hsing 3rd Rd., Kueishan,

Taoyuan, 333, Taiwan, R.O.C.

Tel: +886-3-328-1688

Nanya reserves the right to make changes or deletions without any notice to any of its products. Nanya makes no guarantee, warranty or representation regarding the suitability of its products for any particular purpose. Nanya assumes no liability arising out of the application or use of its products. All parameters can and do vary in its application and must be validated for each customer application by the customer's technician. By purchasing Nanya products, Nanya does not convey any license under its patent rights not the rights of others. Nanya products are not designed or intended or authorized for use in systems intended for the military or surgical implants or any other applications where life is involved or where injury or death may occur or the loss/corruption of data or the loss of system reliability or mission critical applications. Should the buyer purchase or use Nanya products in such unintended or unauthorized application, the Buyer and user shall indemnify and hold Nanya and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, costs, damages, all fees and expenses directly or indirectly arising from any claim of loss, injury or death associated with unintended or unauthorized use even if such claims alleges Nanya was negligent regarding design or manufacture of the part. Nanya and the Nanya logo are trademarks of the Nanya Technology Corporation.

©2004 Nanya Technology Corporation

All rights reserved.

Printed in Taiwan