3.3V ASYNCHRONOUS SRAM

SRAM

128K x 8 SRAM

LOW VOLTAGE WITH OUTPUT ENABLE

FEATURES

- · All I/O pins are 5V tolerant
- High speed: 15, 17, 20 and 25ns
- High-performance, low-power, CMOS double-metal process
- Single +3.3V ±0.3V power supply
- Easy memory expansion with CE1, CE2 and OE options
- All inputs and outputs are TTL-compatible
- Fast OE access time: 6, 7 and 8ns
- · Complies to JEDEC low-voltage TTL standards

OPTIONS	MARKING
Timing	
15ns access	-15
17ns access	-17
20ns access	-20
25ns access	-25
Packages	
Plastic DIP (400 mil)	None
Plastic SOJ (400 mil)	DJ
Plastic SOJ (300 mil)	SJ
• 2V data retention (optional)	L
• 2V data retention, low power (optional) LP
Temperature	
Commercial (0°C to +70°C)	None
• Part Number Example: MT5LC1008DJ	-15 LP

NOTE: Not all combinations of speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

GENERAL DESCRIPTION

The MT5LC1008 is organized as a 131,072 x 8 SRAM using a four-transistor memory cell with a high-speed, low-power CMOS process. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers dual chip enables (CE1, CE2). This enhancement can place the outputs in High-Z for additional flexibility in system design.

Writing to these devices is accomplished when write enable (\overline{WE}) and $\overline{CE1}$ inputs are both LOW and CE2 is HIGH. Reading is accomplished when \overline{WE} and CE2 remain HIGH and $\overline{CE1}$ goes LOW. The device offers reduced

32-Pin DIP (SA-6)			Pin SOJ SD-4) SD-5)	
	1	32) Voc	NC [1	32 7 Voc
	2	31 A15	A16 🛭 2	31 A15
	3	30 CE2	A14 🛚 3	30 D CE
	4	29 J WE	A12 [] 4	29 D WE
	5	28 D A13	A7 [5 A6 [6	28 A13
	6	27] A8	A6 U 6 A5 🛘 7	27 A8 26 A9
	7	26 D A9	A4 8	25 D A11
	8	25 A11	A3 [] 9	24 D OE
	9	24) OE	A2 [10	23 A10
A2	10	23 A10	A1 [11	22 CE
A1	11	22 DE1	AO 🗆 12	21 🕽 🖸
A0	12	21 DQ8	DQ1 🛘 13	20 🗆 🖸
DQ1	13	20 DQ7	DQ2 🛘 14	19 🗖 🗗
DQ2	14	19 DQ6	DQ3 [15	18 DQ
DQ3	15	18 DQ5	Vss Ц 16	17 00
Vss	16	17 DQ4		
	1	. [Vss [<u>1</u> 6	17 D C


power standby modes when disabled. These modes allow system designers to meet low standby power requirements.

The "LP" version provides a reduction in both CMOS standby current (ISB2) and TTL standby current (ISB1) over the standard part. This is achieved through the use of gated inputs on the WE, OE and address lines. The gated inputs also facilitate the design of battery-backed systems where the designer needs to protect against inadvertent battery current drain during power-down, when inputs may be at undefined levels.

All devices operate from a single +3.3V power supply and all inputs and outputs are fully TTL-compatible. These 3.3V devices are ideal for 3.3V-only and mixed 3.3V and 5V systems. All input pins and bidirectional pins are 5V-tolerant, meaning that 5V devices can directly drive these devices without increased current or any damaging effects. Refer to Technical Note TN-05-16 for further information.

3.3V ASYNCHRONOUS SRAM

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	ŌĒ	CE1	CE2	WE	DQ	POWER
STANDBY	Х	Н	Х	Х	HIGH-Z	STANDBY
STANDBY	Х	Х	L	Х	HIGH-Z	STANDBY
READ	L	L	Н	Н	Q	ACTIVE
NOT SELECTED	н	L	Н	Н	HIGH-Z	ACTIVE
WRITE	Х	L	Н	L	D	ACTIVE

MICHON

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative	ve to Vss0.5V to +4.6V
VIN	0.5V to +6.0V
Storage Temperature (plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_A \le 70^{\circ}C; Vcc = 3.3V \pm 0.3V)$

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.0	5.5	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.8	V	1, 2
Input Leakage Current	$0V \le V$ IN $\le V$ CC	ILı	-1	1	μΑ	
Output Leakage Current	Output(s) disabled 0V ≤ Vouт ≤ Vcc	IL o	-1	1	μА	
Output High Voltage	loн = -4.0mA	Voн	2.4		٧	1
Output Low Voltage	loL = 8.0mA	Vol		0.4	V	1
Supply Voltage		Vcc	3.0	3.6	٧	1

						М	AX					
DESCRIPTION	CONDITIONS	SYM	VER	TYP	-15	-17	-20	-25	UNITS	NOTES		
Power Supply Current: Operating	CE1 ≤ VIL and CE2 ≥ VIH; Vcc = MAX; outputs open f = MAX = 1/IRC	Icc	ALL	70	155	145	135	125	mA	3, 14		
Power Supply Current: Standby	CE1 ≤ VIH and CE2 ≥ VIL; Vcc = MAX;	İSB1	STD, L	20	45	40	35	30	mA	14, 15		
	outputs open f = MAX = 1/tRC				LP	1.5	3	3	3	3	mA	
	CE1 ≥ Vcc - 0.2V or CE2 ≤ Vss + 0.2V	lana	STD, L	1.0	3	3	3	3	mA	14 16		
	Vcc = MAX Vin ≥ Vcc - 0.2V or Vin ≤ Vss + 0.2V	ISB2	LP	0.7	1.5	1.5	1.5	1.5	mA	14, 16		

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	$T_A = 25^{\circ}C$; $f = 1 \text{ MHz}$	Cı	6	pF	4
Output Capacitance	Vcc = 3.3V	Co	6	pF	4



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5, 13, 15) (0°C $\leq T_A \leq 70$ °C)

			15	-1	17	-2	20	-:	25		
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTE
READ Cycle											
READ cycle time	^t RC	15		17		20		25		ns	
Address access time	tAA t		15		17		20		25	ns	
Chip Enable access time	†ACE		15		17		20		25	ns	
Output hold from address change	₩	3		3		3		5		ns	
Chip Enable to output in Low-Z	LZCE	5		5		5		5		ns	7
Chip disable to output in High-Z	¹HZCE		6		7		8		10	ns	6, 7
Chip Enable to power-up time	¹PU	0		0		0		0		ns	
Chip disable to power-down time	[†] PD		15		17		20		25	ns	
Output Enable access time	^t AOE		6		6		7		8	ns	
Output Enable to output in Low-Z	¹LZOE	0		0		0		0		ns	
Output disable to output in High-Z	tHZOE		6		6		7		8	ns	6
WRITE Cycle	-	-									
WRITE cycle time	tWC	15		17		20		25		ns	
Chip Enable to end of write	,cM	10		12		12		15		ns	
Address valid to end of write	tAW.	10		12		12		15		ns	
Address setup time	†AS	0		0		0		0		ns	
Address hold from end of write	t _A H	0		0		0		0		ns	
WRITE pulse width	^t WP1	9		12		12		15		ns	
WRITE pulse width	tWP2	12		13		15		15		ns	
Data setup time	tDS	7		8		8		10		ns	
Data hold time	†DH	0		0		0		0		ns	
Write disable to output in Low-Z	^t LZWE	3		3		3		5		ns	7
Write Enable to output in High-Z	¹HZWE		6		7		8		10	ns	6, 7

3.3V ASYNCHRONOUS SRAM

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference le	evels 1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

0 353 +3.3V +3.3V 319 319 5 pF

Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


- 1. All voltages referenced to Vss (GND).
- 2. Overshoot: ViH ≤ +6.0V for t ≤ tRC/2 Undershoot: ViL ≥ -2.0V for t ≤ tRC/2 Power-up: ViH ≤ +6.0V and Vcc ≤ 3.1V for t ≤ 200msec.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE, tHZOE and tHZWE are specified with C_L = 5pF as in Fig. 2. Transition is measured ±200mV from steady state voltage.
- At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE and ^tHZWE is less than ^tLZWE.
- 8. WE is HIGH for READ cycle.

- 9. Device is continuously selected. All chip enables and output enables are held in their active state.
- 10. Address valid prior to, or coincident with, latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- 12. CE2 timing is the same as CE1 timing. The wave form is inverted.
- Chip enable and write enable can initiate and terminate a WRITE cycle.
- 14. Typical values are measured at 3.3V, 25°C and 20ns cycle time.
- 15. One chip enable must be inactive; the other may be $\geq V_{IH}$ or $\leq V_{IL}$.
- 16. One chip enable must be inactive; the other may be \leq Vss +0.2 or \geq Vcc -0.2.
- Typical currents are measured at 25°C.


DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data		Vor	2			V	
Data Retention Current L version	CE1 ≥ Vcc -0.2V or CE2 ≤ Vss +0.2V Other inputs: VIN ≥ Vcc -0.2V or VIN ≤ Vss +0.2V Vcc = 2V	ICCDR		145	260	μА	16, 17
Data Retention Current LP version	CE1 ≥ Vcc -0.2V or CE2 ≤ Vss +0.2V Vcc = 2V	ICCDR		145	260	μА	16, 17
Chip Deselect to Data Retention Time		^t CDR	0			ns	4
Operation Recovery Tirne		¹R	‡RC			ns	4, 11


LOW Vcc DATA RETENTION WAVEFORM 12




READ CYCLE NO. 18,9




READ CYCLE NO. 2 7, 8, 10, 12



WRITE CYCLE NO. 1 12 (Chip Enable Controlled)




WRITE CYCLE NO. 2 12, 13 (Write Enable Controlled)



NOTE: Output enable (OE) is inactive (HIGH).

₩ UNDEFINED

WRITE CYCLE NO. 37, 12, 13 (Write Enable Controlled)



NOTE: Output enable (OE) is active (LOW).