SYNCBURST PIPELINED – 3.3V

SYNCHRONOUS SRAM

128K x 16/18 SRAM

+3.3V SUPPLY, PIPELINED AND SELECTABLE BURST COUNTER

FEATURES

- Fast access times: 4.5, 5, 6, 7, 8 and 9ns
- Fast OE# access time: 4.5, 5 and 6ns
- Single +3.3V +10%/-5% power supply
- SNOOZE MODE for reduced power standby
- · Common data inputs and data outputs
- Individual BYTE WRITE control and GLOBAL WRITE
- Three chip enables for simple depth expansion and address pipelining
- · Clock controlled, registered, address, data I/O and control for fully pipelined applications
- Internally self-timed WRITE cycle
- · WRITE pass-through capability
- · Burst control pin (interleaved or linear burst)
- Automatic power-down for portable applications
- 100-lead TQFP package for high density, high speed
- Low capacitive bus loading
- High 30pF output drive capability at rated access time
- DIMMs also available
- x16 and x18 options available

OPTIONS	MARKING
Timing	
4.5ns access/8ns cycle	-4.5
5ns access/10ns cycle	-5
6ns access/12ns cycle	-6
7ns access/13ns cycle	-7
8ns access/20ns cycle	-8
9ns access/20ns cycle	-9
 Configuration 	
128K x 16	MT58LC128K16C5
128K x 18	MT58LC128K18C5
Packages	
100-pin TQFP	LG

Part Number Example: MT58LC128K18C5LG-7


GENERAL DESCRIPTION

The Micron SyncBurst SRAM family employs highspeed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using an advanced CMOS process.

The MT58LC128K16/18C5 SRAM integrates a 128K x 16 or 128K x 18 SRAM core with advanced synchronous peripheral circuitry and a 2-bit burst counter. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input (CLK). The



(SA-1)



- Pin 50 is reserved for A17
- No Connect (NC) is used in the x16 version. Parity (DQPx) is used in the x18 version.
- Pin 14 does not have to be directly connected to Vcc as long as the input voltage is ≥ V:H

synchronous inputs include all addresses, all data inputs, active LOW chip enable (CE#), two additional chip enables for easy depth expansion (CE2, CE2#), burst control inputs (ADSC#, ADSP#, ADV#), byte write enables (WEH#, WEL#, BWE#) and global write (GW#).

Asynchronous inputs include the output enable (OE#), clock (CLK) and snooze enable (ZZ). There is also a burst mode pin (MODE) that selects between interleaved and linear burst modes. The data-out (Q), enabled by OE#, is also asynchronous. WRITE cycles can be from 1 to 2 bytes wide as controlled by the write control inputs.

Burst operation can be initiated with either address status processor (ADSP#) or address status controller (ADSC#)

GENERAL DESCRIPTION (continued)


input pins. Subsequent burst addresses can be internally generated as controlled by the burst advance pin (ADV#).

Address and write control are registered on-chip to simplify WRITE cycles. This allows self-timed WRITE cycles. Individual byte enables allow individual bytes to be written. WEL# controls DQ1-DQ8 and DQP1. WEH# controls DQ9-DQ16 and DQP2, conditioned by BWE# being LOW. GW# LOW causes all bytes to be written. Parity pins are only available on the x18 version. WRITE pass-through makes written data immediately available at the output register during the READ cycle following a WRITE as controlled solely by OE# to improve cache system response.

The device incorporates an additional pipelined enable register which delays turning off the output buffer an additional cycle when a deselect is executed. This feature allows depth expansion without penalizing system performance.

The MT58LC128K16/18C5 operates from a +3.3V power supply and all inputs and outputs are TTL-compatible. The device is ideally suited for Pentium™ and PowerPC™ pipelined systems and systems that benefit from a very wide high-speed data bus. The device is also ideal in generic 16-, 18-, 32-, 36-, 64- and 72-bit-wide applications.


FUNCTIONAL BLOCK DIAGRAM 128K x 16



NOTE: 1. Functional Block Diagrams illustrate simplified device operation. See Truth Table, Pin Descriptions and timing diagrams for detailed information.

MICRON

FUNCTIONAL BLOCK DIAGRAM 128K x 18



PIN DESCRIPTIONS

TQFP PINS	SYMBOL	TYPE	DESCRIPTION
37, 36, 35, 34, 33, 32, 100, 99, 82, 81, 80, 48, 47, 46, 45, 44, 49	A0-A16	Input	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK.
94, 93	WEH#, WEL#	Input	Synchronous Byte Write Enables: These active LOW inputs allow individual bytes to be written and must meet the setup and hold times around the rising edge of CLK. A byte write enable is LOW for a WRITE cycle and HIGH for a READ cycle WEL# controls DQ1-DQ8 and DQP1. WEH# controls DQ9-DQ16 and DQP2. Data I/O are tristated if either of these inputs are LOW and BWE# is LOW.
87	BWE#	Input	Byte Write Enable: This active LOW input permits byte write operations and must meet the setup and hold times around the rising edge of CLK.
88	GW#	Input	Global Write: This active LOW input allows a full 18-bit WRITE to occur independent of the BWE# and WEn# lines and must meet the setup and hold times around the rising edge of CLK.
89	CLK	Input	Clock: This signal registers the address, data, chip enable, byte write enables and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
98	CE#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and conditions the internal use of ADSP#. This input is sampled only when a new external address is loaded.
92	CE2#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device. This input is sampled only when a new external address is loaded.
64	ZZ	Input	Snooze Enable: This active HIGH asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When active, all other inputs are ignored.
97	CE2	Input	Synchronous Chip Enable: This active HIGH input is used to enable the device. This input is sampled only when a new external address is loaded.
86	OE#	Input	Output Enable: This active LOW asynchronous input enables the data I/O output drivers.
83	ADV#	Input	Synchronous Address Advance: This active LOW input is used to advance the internal burst counter, controlling burst access after the external address is loaded. A HIGH on this pin effectively causes wait states to be generated (no address advance). This pin must be HIGH at the rising edge of the first clock after an ADSP# cycle is initiated if a WRITE cycle is desired (to ensure use of correct address).

PIN DESCRIPTIONS (continued)

TQFP PINS	SYMBOL	TYPE	DESCRIPTION
84	ADSP#		Synchronous Address Status Processor: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ is performed using the new address, independent of the byte write enables and ADSC#, but dependent upon CE# being LOW.
85	ADSC#	Input	Synchronous Address Status Controller: This active LOW inpurinterrupts any ongoing burst, causing a new external address to be registered. A READ or WRITE is performed using the new address if CE# is LOW. ADSC# is also used to place the chip into power-down state when CE# is HIGH.
31	MODE	Input	Mode: This input selects the burst sequence. A LOW on this pin selects LINEAR BURST. NC or HIGH on this pin selects INTERLEAVED BURST. Do not alter input state while device is operating.
58, 59, 62, 63, 68, 69, 72, 73, 8, 9, 12, 13, 18, 19, 22, 23	DQ1-DQ16		SRAM Data I/O: Low Byte is DQ1-DQ8. High Byte is DQ9-DQ16. Input data must meet setup and hold times around the rising edge of CLK.
74, 24	NC/DQP1, NC/DQP2	NC/ 1/O	No Connect/Parity Data I/O: On the x 18 version, Low Byte Parity is DQP1. High Byte Parity is DQP2. On the x16 version, these pins are No Connect (NC).
4, 11, 14, 15, 20, 27, 41, 54, 61, 65, 70, 77, 91	Vcc	Supply	Power Supply: +3.3V +10%/-5%. Pin 14 does not have to be directly connected to Vcc as long as the input voltage is ≥ ViH.
5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	Vss	Supply	Ground: GND
38, 39, 42, 43	DNU	•	Do Not Use: These signals may either be unconnected or wired to GND to improve package heat dissipation.
1, 2, 3, 6, 7, 16, 25, 28, 29, 30, 50, 51, 52, 53, 56, 57, 66, 75, 78, 79, 95, 96	NC	-	No Connect: These signals are not internally connected. However, to improve package heat dissipation, these signals may be connected to ground.

INTERLEAVED BURST ADDRESS TABLE (MODE = NC OR HIGH)

First Address (external)	Second Address (i	nternal)	Third A	ddress (int	ernal)	Fourth Address (internal)
XX00	XX01		XX10			XX11
XX01	XX00			XX11		XX10
XX10	XX11			XX00		XX01
XX11	XX10			XX01		XX00
INEAR BURST ADD						
First Address (external)	Second Address (i	nternal)	Third A	ddress (int	ernal)	Fourth Address (internal)
XX00	XX01			XX10		XX11
XX01	XX10			XX11		XX00
XX10	XX11		XX00			XX01
XX11	XX00			XX01		XX10
	CALLINE ILIUIT					C
	Function	GW#	BWE#	WEL#	MMAND WEH#	s]
						s
	Function	GW#	BWE#	WEL#	WEH#	s]
	Function READ	GW#	BWE#	WEL#	WEH#	s
	Function READ READ	GW# H	BWE#	WEL#	WEH# X	s
	Function READ READ WRITE Low Byte	GW# H H	BWE# H L	WEL# X H	WEH# X H	S
	Function READ READ WRITE Low Byte WRITE High Byte	GW# H H H	BWE# H L L	WEL# X H L	WEH# X H L	S
/RITE PASS-THRO	Function READ READ WRITE Low Byte WRITE High Byte WRITE all bytes WRITE all bytes	GW# H H H H	BWE# H L L	WEL# X H L	WEH# X H L	S
/RITE PASS-THRO	Function READ READ WRITE Low Byte WRITE High Byte WRITE all bytes WRITE all bytes	GW# H H H H L	BWE# H L L	WEL# X H L X	WEH# X H L	NEXT CYCLE

LINEAR BURST ADDRESS TABLE (MODE = GND)

First Address (external)	Second Address (internal)	Third Address (internal)	Fourth Address (internal)
XX00	XX01	XX10	XX11
XX01	XX10	XX11	XX00
XX10	XX11	XX00	XX01
XX11	XX00	XX01	XX10

PARTIAL TRUTH TABLE FOR WRITE COMMANDS

Function	GW#	BWE#	WEL#	WEH#
READ	Н	н	X	Х
READ	Н	L	Н	н
WRITE Low Byte	H	L	L	Н
WRITE High Byte	Н	L	Н	L
WRITE all bytes	Н	L	L	L
WRITE all bytes	L	Х	Х	X

PREVIOUS CYCLE ¹	PREVIOUS CYCLE ¹ PRESENT CYCLE						
OPERATION WE		OPERATION	CE#	WEs#	OE#	OPERATION	
Initiate WRITE cycle, all bytes Address = A(n-1), data = D(n-1)	All L ^{2, 3}	Initiate READ cycle Register A(n), Q = D(n-1)	L	Н	L	Read D(n)	
Initiate WRITE cycle, all bytes Address = A(n-1), data = D(n-1)	All L ^{2, 3}	No new cycle Q = D(n-1)	Н	Н	L	No carry-over from previous cycle	
Initiate WRITE cycle, all bytes Address = A(n-1), data = D(n-1)	All L ^{2, 3}	No new cycle Q = HIGH-Z	Н	Н	Н	No carry-over from previous cycle	
Initiate WRITE cycle, one byte Address = A(n-1), data = D(n-1)	One L ²	No new cycle Q = D(n-1) for one byte Q = D(pre-existing) for three bytes	Н	н	L	No carry-over from previous cycle	

- 1. Previous cycle may be either BURST or NONBURST cycle.
- 2. BWE# is LOW when one or two WEn#'s are LOW.
- 3. GW# LOW will yield identical results.

TRUTH TABLE

OPERATION	ADDRESS USED	CE#	CE2#	CE2	ZZ	ADSP#	ADSC#	ADV#	WRITE#	OE#	CLK	DQ
Deselected Cycle, Power-down	None	Н	Х	Х	L	X	L	Х	Х	Х	L-H	High-Z
Deselected Cycle, Power-down	None	L	Х	L	L	L	Х	Х	Х	Х	L-H	High-Z
Deselected Cycle, Power-down	None	L	Н	Х	L	L	Х	Х	Х	Х	L-H	High-Z
Deselected Cycle, Power-down	None	L	Х	L	L	Н	L	Х	Х	Х	L-H	High-Z
Deselected Cycle, Power-down	None	L	Н	Х	L	Н	L	Х	Х	Х	L-H	High-Z
SNOOZE MODE, Power-down	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	High-Z
READ Cycle, Begin Burst	External	L	L	Н	L	L	Х	X	X	L	L-H	Q
READ Cycle, Begin Burst	External	L	L	Н	L	L	Х	Х	Х	Н	L-H	High-Z
WRITE Cycle, Begin Burst	External	L	L	Ι	L	Н	L	Х	L	Х	L-H	D
READ Cycle, Begin Burst	External	L	L	Н	L	Н	L	Х	Н	L	L-H	Q
READ Cycle, Begin Burst	External	L	٦	Η	L	Н	7	Х	Н	Н	L-H	High-Z
READ Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L-H	Q
READ Cycle, Continue Burst	Next	Х	Х	×	L	Н	Н	٢	Н	Н	L-H	High-Z
READ Cycle, Continue Burst	Next	Н	X	Х	L	X	H	L	Н	L	L-H	O
READ Cycle, Continue Burst	Next	Н	X	Х	L	X	Н	L	Н	Н	L-H	High-Z
WRITE Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	L	Χ	L-H	D
WRITE Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L-H	D
READ Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L-H	Q
READ Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L-H	High-Z
READ Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L-H	Q
READ Cycle, Suspend Burst	Current	H	Х	Х	L	Х	Н	Н	Н	Н	L-H	High-Z
WRITE Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	H	L	Х	L-H	D
WRITE Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	L	Х	L-H	D

- 1. X means "don't care." H means logic HIGH. L means logic LOW. WRITE#=L means any one or more byte write enable signals (WEL# or WEH#) and BWE# are LOW or GW# is LOW. WRITE#=H means all byte write enable signals are HIGH.
- 2. WEL# enables WRITEs to DQ1-DQ8, DQP1, WEH# enables WRITEs to DQ9-DQ16, DQP2. DQP1 and DQP2 are only available on the x18 version.
- 3. All inputs except OE# and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
- 4. Wait states are inserted by suspending burst.
- 5. For a WRITE operation following a READ operation, OE# must be HIGH before the input data setup time and held HIGH throughout the input data hold time.
- 6. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
- 7. ADSP# LOW always initiates an internal READ at the L-H edge of CLK. A WRITE is performed by setting one or more byte write enable signals and BWE# LOW or GW# LOW for the subsequent L-H edge of CLK. Refer to WRITE timing diagram for clarification.



ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss0.5V to +4.6V
VIN0.5V to Vcc+0.5V
Storage Temperature (plastic)55°C to +150°C
Junction Temperature** +150°C
Short Circuit Output Current 100mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Maximum junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow. See Micron Technical Note TN-05-14 for more information.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_A \le 70^{\circ}C; Vcc = +3.3V +10\%/-5\%$ unless otherwise noted)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.0	Vcc + 0.3	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.8	V	1, 2
Input Leakage Current	0V ≤ Vin ≤ Vcc	ILı	-1	1	μА	14
Output Leakage Current	Output(s) disabled, $0V \le V_{IN} \le V_{CC}$	ILo	-1	1	μА	
Output High Voltage	Iон = -4.0mA	Vон	2.4		٧	1, 11
Output Low Voltage	loL = 8.0mA	Vol		0.4	V	1, 11
Supply Voltage		Vcc	3.135	3.6	V	1

DESCRIPTION	CONDITIONS	SYM	TYP	-4.5	-5	-6	-7	-8	-9	UNITS	NOTES
Power Supply Current: Operating	Device selected; all inputs ≤ V _I L or ≥ V _I H; cycle time ≥ ^t KC MIN; Vcc = MAX; outputs open	lcc	125	350	300	250	230	150	150	mA	3, 12, 13
Power Supply Current: Idle	Device selected; Vcc = MAX; ADSC#, ADSP#, GW#, BW#s, ADV#≥ViH; all inputs ≤ Vss +0.2 or ≥ Vcc -0.2; cycle time ≥ ^t KC MIN	lcc1	30	80	80	75	70	50	50	mA	12, 13
CMOS Standby	Device deselected; Vcc = MAX; all inputs ≤ Vss +0.2 or ≥ Vcc -0.2; all inputs static; CLK frequency = 0	ISB2	0.5	5	5	5	5	5	5	mA	12, 13
TTL Standby	Device deselected; Vcc = MAX; all inputs ≤ Vı∟ or ≥ Vıн; all inputs static; CLK frequency = 0	Isas	15	25	25	25	25	25	25	mA	12, 13
Clock Running	Device deselected; Vcc = MAX; all inputs ≤ Vss +0.2 or ≥ Vcc -0.2; cycle time ≥ ¹KC MIN	ISB4	30	80	80	75	70	50	50	mA	12, 13

MICRON

MT58LC128K16/18C5 128K x 16/18 SYNCBURST SRAM

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Control Input Capacitance	$T_A = 25^{\circ}C$; $f = 1 \text{ MHz}$	Cı	3	4	pF	4
Input/Output Capacitance (DQ)	Vcc = 3.3V	Co	6	8	pF	4
Address and Clock Input Capacitance		CA	2.5	3	pF	4

THERMAL CONSIDERATIONS

DESCRIPTION	CONDITIONS	SYMBOL	TQFP TYP	UNITS	NOTES
Thermal resistance - Junction to Ambient	Still air, soldered on 4.25 x	θ_{JA}	20	°C/W	
Thermal resistance - Junction to Case	1.125 inch 4-layer PCB	θ _{JC}	1	°C/W	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) (0°C \leq T_A \leq 70°C; Vcc = +3.3V +10%/-5%)

DESCRIPTION		-4	3.5		5	-	6		7	_	8		9	i	
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Clock										L	1				
Clock cycle time	¹KC	8	Γ'''	10		12		13		20		20		ns	
Clock HIGH time	¹KH	3		4		4.5		5		6		6		ns	
Clock LOW time	¹KL	3		4		4.5		5		6		6		ns	
Output Times	•														
Clock to output valid	^t KQ		4.5		5		6		7		8		9	ns	
Clock to output invalid	tKQX	1.5		1.5		2		2		2		2		ns	
Clock to output in Low-Z	†KQLZ	1.5		1.5		2		2		2		2		ns	4, 6, 7
Clock to output in High-Z	tKQHZ		4.5		5		5		6		6		6	ns	4, 6, 7
OE# to output valid	¹OEQ		4.5		5		5		5		6		6	ns	9
OE# to output in Low-Z	^t OELZ	0		0		0		0		0		0		ns	4, 6, 7
OE# to output in High-Z	OEHZ		3		4		5		6		6		6	ns	4, 6, 7
Setup Times											•				
Address	'AS	2.5		2.5		2.5	T	2.5	l	3.0		3.5		ns	8, 10
Address Status (ADSC#, ADSP#)	†ADSS	2.5		2.5		2.5		2.5		3.0		3.5		ns	8, 10
Address Advance (ADV#)	¹AAS	2.5	1	2.5		2.5		2.5		3.0		3.5		ns	8, 10
Write Signals (WEL#, WEH#, BWE#, GW#)	¹WS	2.5		2.5		2.5		2.5		3.0		3.5		ns	8, 10
Data-in	^t DS	2.5		2.5		2.5		2.5		3.0		3.5		ns	8, 10
Chip Enables (CE#, CE2#, CE2)	¹ CES	2.5		2.5		2.5		2.5		3.0		3.5		ns	8, 10
Hold Times				1	-										
Address	^t AH	0.5		0.5		0.5		0.5		0.5		0.8		ns	8, 10
Address Status (ADSC#, ADSP#)	¹ADSH	0.5	1	0.5		0.5		0.5		0.5		0.8		ns	8, 10
Address Advance (ADV#)	¹ AAH	0.5		0.5		0.5		0.5		0.5		0.8		ns	8, 10
Write Signals (WEL#, WEH#, BWE#, GW#)	¹WH	0.5		0.5		0.5		0.5		0.5		8.0		ns	8, 10
Data-in	'DH	0.5		0.5		0.5		0.5		0.5		0.8		ns	8, 10
Chip Enables (CE#, CE2#, CE2)	¹CEH	0.5	1	0.5	1	0.5	1	0.5		0.5		0.8		ns	8, 10

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	2.5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

NOTES

- 1. All voltages referenced to Vss (GND).
- 2. Overshoot: $V_{III} \le +4.6V$ for $t \le {}^{t}KC$ /2 for $1 \le 20mA$ Undershoot: VII. \geq -2.0V for $t \leq {}^{t}KC$ /2 for $1 \leq 20mA$ Power-up: $Viii \le +3.6V$ and $Vcc \le 3.135V$ for $t \le 200 \text{ms}$
- | SYNCBURST PIPELINED 3.3V I/C 3. Icc is given with no output current. Icc increases with greater output loading and faster cycle times.
 - This parameter is sampled.
 - Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
 - 6. Output loading is specified with $C_1 = 5pF$ as in Fig. 2. Transition is measured ±500mV from steady state voltage.
 - 7. At any given temperature and voltage condition, tKOHZ is less than tKOLZ.
 - A WRITE cycle is defined by at least one byte write enable LOW and ADSP# HIGH for the required setup and hold times. A READ cycle is defined by all byte write enables HIGH and (ADSC# or ADV# LOW) or ADSP# LOW for the required setup and hold times.
 - OE# is a "don't care" when a byte write enable is sampled LOW.
 - 10. This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK when either ADSP# or ADSC# is LOW and chip enabled. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of clock (CLK) when the chip is enabled. Chip enable must be valid at each rising edge of CLK (when either ADSP# or ADSC# is LOW) to remain enabled.
 - 11. The load used for Voн, Vol. testing is shown in Fig. 2. AC load current is higher than the shown DC values. AC I/O curves are available upon request.




Fig. 1 OUTPUT LOAD **EQUIVALENT**




Fig. 2 OUTPUT LOAD **EQUIVALENT**

- 12. "Device Deselected" means device is in POWER-DOWN mode as defined in the Truth Table. "Device Selected" means device is active (not in POWER-DOWN mode).
- 13. Typical values are measured at 3.3V, 25°C and 20ns cycle time.
- 14. MODE pin has an internal pull-up and exhibits an input leakage current of ±10µA.

LOAD DERATING CURVES

Micron 128K x 16 or 128K x 18 Synchronous SRAM timing is dependent upon the capacitive loading on the outputs. The data sheet is written assuming a load of 30pF. Access time changes with load capacitance as follows:

 $\Delta^{t}KQ = 0.0268 \text{ ns/pF x } \Delta C_{L} \text{ pF}.$ (Note: this is preliminary information subject to change.)

For example, if the SRAM loading is 22pF, ΔC_L is -8pF (8pF less than rated load). The clock to valid output time of the SRAM is reduced by $0.0268 \times 8 = 0.214 \text{ns}$. If the device is an 8ns part, the worst case ^tKO becomes 11.79ns (approximately).

Consult the factory for copies of I/O current versus voltage curves. For capacitive loading derating curves see Micron Technical Note TN-05-20, "3.3V SRAM Capacitive Loading."

MICHON

MT58LC128K16/18C5 128K x 16/18 SYNCBURST SRAM

SNOOZE MODE

SNOOZE MODE is a low current, "power-down" mode in which the device is deselected and current is reduced to IsB2. The duration of SNOOZE MODE is dictated by the length of time the ZZ pin is in a HIGH state. After entering SNOOZE MODE, all inputs except ZZ become gated inputs and are ignored.


The ZZ pin (pin 64) is an asynchronous, active HIGH input that causes the device to enter SNOOZE MODE. When the ZZ pin becomes a logic HIGH, ISB2 is guaranteed after the setup time ^tZZ is met. Any access pending when entering SNOOZE MODE is not guaranteed to successfully complete. Therefore, SNOOZE MODE must not be initiated until valid pending operations are completed.

SNOOZE MODE ELECTRICAL CHARACTERISTICS

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Current during SNOOZE MODE	ZZ ≥ ViH	ISB2Z		5	mA	
ZZ HIGH to SNOOZE MODE time		tZZ	2(^t KC)		ns	1
SNOOZE MODE Operation recovery time		^t RZZ		2(¹ KC)	ns	1

NOTE: 1. This parameter is sampled.

SNOOZE MODE WAVEFORM



W UNDEFINED

READ TIMING ¹KL ADSP# ADSC# ADDRESS XIIIIIIIIIIII Burst continued with new base address. GW#, BWE#. BW1#-BW4# Deselect (NOTE 4) cycle. CE# (NOTE 2) ADV# -ADV# suspends burst. (NOTE 3) OEO ^tko ^IKQHZ ¹o€LZ kox Q(A2) XX Q(A2 + 1) XX Q(A2) (Q(A2 + 1)) Q(A1) (X)(Q(A2 + 3) X) O(A2 + 2)Q(A3) Burst wraps around to its inital state. (NOTE 1) Single READ BURST READ DON'T CARE


- 1. Q(A2) refers to output from address A2. Q(A2+1) refers to output from the next internal burst address following A2.
- CE2# and CE2 have timing identical to CE#. On this diagram, when CE# is LOW, CE2# is LOW and CE2 is HIGH. When CE# is HIGH, CE2# is HIGH and CE2 is LOW.
- 3. Timing is shown assuming that the device was not enabled before entering into this sequence. OE# does not cause Q to be driven until after the following clock rising edge.
- 4. Outputs are disabled within two clock cycles after deselect.

READ TIMING PARAMETERS

	-4	.5	-5		-4	5	
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
¹KC	8		10		12		ns
^t KH	3		4		4.5		ns
^t KL	3		4		4.5		ns
†KQ		4.5		5		6	ns
tKQX	1.5		1.5		2		ns
tKQLZ	1.5		1.5		2		ns
tKQHZ		4.5		5		5	กร
^t OEQ		4.5		5		5	ns
OELZ	0		0		0		ns
^t OEHZ		3		4		5	ns
¹ AS	2.5		2.5		2.5		ns
^t ADSS	2.5		2.5		2.5		ns
tAAS	2.5		2.5		2.5		ns
tws	2.5		2.5		2.5		ns
^t CES	2.5		2.5		2.5	l	ns
^t AH	0.5		0.5		0.5		ns
^t ADSH	0.5		0.5		0.5		ns
¹AAH	0.5		0.5		0.5		ns
tWH	0.5		0.5		0.5		ns
^t CEH	0.5		0.5		0.5		ns

	-	7	-	В	-9		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
¹KC	13		20		20		ns
¹KH	5		6		6		ns
¹KL	5		6		6		ns
^t KQ		7		8		9	ns
¹KQX	2		2		2		ns
¹ KQLZ	2		2		2		ns
¹KQHZ		6		6		6	ns
¹OEQ		5		6		6	ns
¹OELZ	0		0]	0		ns
¹OEHZ		6		6		6	ns
¹AS	2.5		3.0	L.	3.5		ns
¹ ADSS	2.5		3.0		3.5		ns
¹ AAS	2.5		3.0		3.5		ns
tWS	2.5		3.0		3.5		ns
¹CES	2.5		3.0		3.5		ns
¹AH	0.5		0.5		0.8		ns
¹ ADSH	0.5		0.5		0.8		ns
¹AAH	0.5		0.5		0.8		ns
¹WH	0.5		0.5		0.8		ns
¹ CEH	0.5		0.5		0.8		ns

WRITE TIMING



- 1. D(A2) refers to input for address A2. D(A2+1) refers to input for the next internal burst address following A2.
- CE2# and CE2 have timing identical to CE#. On this diagram, when CE# is LOW, CE2# is LOW and CE2 is HIGH. When CE# is HIGH, CE2# is HIGH and CE2 is LOW.
- 3. OE# must be HIGH before the input data setup and held HIGH throughout the data hold time. This prevents input/output data contention for the time period prior to the byte write enable inputs being sampled.
- 4. ADV# must be HIGH to permit a WRITE to the loaded address
- 5. Full width WRITE can be initiated by GW# LOW or GW# HIGH and BWE#, WEL# and WEH# LOW.




WRITE TIMING PARAMETERS

	-4	.5	-	-5		5	
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
¹KC	8		10		12		ns
¹KH	3		4		4.5		ns
¹KL	3		4		4.5		ns
¹OEHZ		3		4		5	ns
¹AS	2.5]	2.5		2.5		ns
¹ADSS	2.5		2.5		2.5		ns
¹AAS	2.5		2.5		2.5		ns
†WS	2.5		2.5		2.5		ns
^t D\$	2.5		2.5		2.5		ns
^t CES	2.5	L	2.5		2.5		ns
^t AH	0.5		0.5		0.5		ns
^t ADSH	0.5		0.5		0.5		ns
^t AAH	0.5		0.5		0.5		ns
¹WH	0.5		0.5		0.5		ns
^t DH	0.5		0.5		0.5		ns
(CEH	0.5		0.5		0.5		ns

		7	-8			9	
SYM	MEN	MAX	MIN	MAX	MIN	MAX	UNITS
¹KC	13		20		20		ns
^t KH	5		6		6		ns
¹KL	5		6		6		ns
OEHZ		6		6		6	ns
^t AS	2.5		3.0		3.5		ns
'ADSS	2.5		3.0		3.5	ĺ	ns
'AAS	2.5		3.0		3.5		ns
tWS	2.5		3.0		3.5		ns
^t DS	2.5		3.0		3.5		ns
ÇES	2.5		3.0		3.5		ns
Į.	0.5		0.5		0.8		ns
[‡] ADSH	0.5		0.5		0.8		ns
^t AAH	0.5	-	0.5		0.8		ns
t₩H	0.5		0.5		0.8		ns
Б	0.5		0.5		0.8		ns
(CEH	0.5		0.5		0.8		ns

READ/WRITE TIMING



- 1. Q(A4) refers to output from address A4. Q(A4+1) refers to output from the next internal burst address following A4.
- CE2# and CE2 have timing identical to CE#. On this diagram, when CE# is LOW, CE2# is LOW and CE2 is HIGH. When CE# is HIGH, CE2# is HIGH and CE2 is LOW.
- 3. The data bus (Q) remains in High-Z following a WRITE cycle unless an ADSP#, ADSC# or ADV# cycle is performed.
- 4. GW# is HIGH.
- 5. Back-to-back READs may be controlled by either ADSP# or ADSC#.



READ/WRITE TIMING PARAMETERS

	-4	1.5	-	5	-6		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
tKC	8		10		12		ns
^t KH	3		4		4.5		ns
^t KL	3		4		4.5		ns
^t KQ		4.5		5		6	ns
¹KQLZ	1.5		1.5		2		ns
†OELZ	0		0		0		ns
^t OEHZ		3		4		5	ns
^t AS	2.5		2.5		2.5		ns
†ADSS	2.5		2.5		2.5		ns
^t WS	2.5		2.5		2.5		ns
^t DS	2.5		2.5		2.5		ns
tCES	2.5		2.5		2.5		ns
^t AH	0.5		0.5		0.5		ns
†ADSH	0.5		0.5		0.5		ns
^t WH	0.5		0.5		0.5		ns
tDH	0.5		0.5		0.5		ns
¹CEH	0.5		0.5		0.5		ns

	-	7	-	8	. ا	- g	
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
¹KC	13		20		20		ns
¹KH	5		6		6		ns
^t KL	5		6		6		ns
¹KQ		7		8		9	ns
^t KQLZ	2		2		2		ns
OELZ	0		0		0		ns
^t OEHZ		6		6		6	ns
^t AS	2.5		3.0		3.5		ns
¹ ADSS	2.5		3.0		3.5		ns
tWS	2.5		3.0		3.5		ns
^t DS	2.5		3.0		3.5		ns
[†] CES	2.5		3.0		3.5		ns
^t AH	0.5		0.5		0.8		ns
^t ADSH	0.5		0.5		0.8		ns
™HW	0.5		0.5		0.8		ns
tDH	0.5		0.5		0.8		ns
Ę E	0.5		0.5		0.8		ns