



Mosaic Semiconductor Inc.

128K x 8 SRAM

MSM8128-85/10/12


Issue 3.0 : October 1992

131,072 x 8 CMOS High Speed Static RAM



Features

- Fast Access Times of 85/100/120 ns
- JEDEC Standard 32 pin DIL footprint
- VIL™ High Density Package Available
- Low Power Standby 3mW (typ.)
10µW (typ.)(suffix - L)
- Low Power Operation 75mW(typ.)
- 2.0V Data Retention Mode
- Completely Static Operation
- Equal Access and Cycle Times
- Battery back-up capability
- Directly TTL compatible
- Common data inputs & outputs
- MIL-STD-883 compliant version available.

Block Diagram



Pin Definition



Pin Functions

- A0-A16** Address Inputs
- D0-7** Data Input/Output
- CS1** Chip Select 1 (active low)
- CS2** Chip Select 2 (active high)
- OE** Output Enable
- WE** Write Enable
- NC** No Connect
- V_{cc}** Power (+5V)
- GND** Ground

Package Details

Pin Count	Description	Package Type	Material	Pin Out
32	0.6" Dual-in-Line (DIP)	S	Ceramic	JEDEC
32	0.4" Dual-in-Line (DIP)	K	Ceramic	JEDEC
32	0.1" Vertical-in-Line (VIL™)	V	Ceramic	JEDEC
32	Bottom Brazed Flat Pack	G	Ceramic	JEDEC
32	Extended Leadless Chip Carrier (LCC)	W	Ceramic	JEDEC PENDING
32	J-Leaded Chip Carrier (JLCC)	J	Ceramic	JEDEC PENDING

Package details on pages 6&7.

VIL™ is a trademark of Mosaic Semiconductor Inc. (U.S. Patent Des. 316,251),

Absolute Maximum Ratings ⁽¹⁾

Voltage on any pin relative to V_{SS} ⁽²⁾	V_T	-0.5V to +7 V
Power Dissipation	P_T	1 W
Storage Temperature	T_{STG}	-55 to +150 °C

Notes : (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(2) Pulse width:- 3.0V for less than 30ns.

Recommended Operating Conditions

		<i>min</i>	<i>typ</i>	<i>max</i>	
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Input High Voltage	V_{IH}	2.2	-	5.8	V
Input Low Voltage	V_{IL}	-0.3	-	0.8	V
Operating Temperature	T_A	0	-	70	°C
	T_{AL}	-40	-	85	°C (8128I)
	T_{AM}	-55	-	125	°C (8128M,8128MB, 8128MC)

DC Electrical Characteristics ($V_{CC} = 5.0V \pm 10\%$, $T_A = -55^\circ C$ to $+125^\circ C$)

Parameter	Symbol	Test Condition	<i>min</i>	<i>typ</i>	<i>max</i>	Unit
Input Leakage Current	I_{LI}	$V_{IN} = 0V$ to V_{CC}	-	-	2	μA
Output Leakage Current	I_{LO}	$\overline{CS1} = V_{IH}$, $CS2 = V_{IL}$, $V_{IO} = 0V$ to V_{CC} , $OE = V_{IH}$	-	-	2	μA
Operating Supply Current	I_{CC}	$\overline{CS1} = V_{IL}$, $CS2 = V_{IH}$, $I_{IO} = 0mA$, I/P's Static	-	15	30	mA
Average Supply Current	I_{CC1}	Min. Cycle, $\overline{CS} = V_{IL}$, $CS2 = V_{IH}$, $V_{IN} = V_{IL}$ or V_{IH}	-	45	70	mA
	I_{CC2}	1 μs cycle, Duty=100%, $I_{IO} = 0mA$, $\overline{CS1} \leq 0.2V$, $CS2 \geq V_{CC} - 0.2V$, $0.2V \geq V_{IN} \geq V_{CC} - 0.2V$	-	15	30	mA
Standby Supply Current	I_{SB}	$\overline{CS1} = V_{IH}$, $CS2 = V_{IL}$, I/P's static	-	1	3	mA
	I_{SB1}	$\overline{CS1} \geq V_{CC} - 0.2V$, $0.2V \geq CS2 \geq V_{CC} - 0.2V$, $V_{IN} \geq 0V$	-	0.02	2	mA
	-L Part I_{SB2}	$\overline{CS1} \geq V_{CC} - 0.2V$, $0.2V \geq CS2 \geq V_{CC} - 0.2V$, $V_{IN} \geq 0V$	-	2	750	μA
Output Voltage	V_{OL}	$I_{OL} = 2.1mA$	-	-	0.4	V
	V_{OH}	$I_{OH} = -1.0mA$	2.4	-	-	V

Typical values are at $V_{CC} = 5.0V$, $T_A = 25^\circ C$ and specified loading.

Capacitance ($V_{CC} = 5V \pm 10\%$, $T_A = 25^\circ C$)

Parameter	Symbol	Test Condition	<i>typ</i>	<i>max</i>	Unit
Input Capacitance:	C_{IN}	$V_{IN} = 0V$	-	8	pF
I/O Capacitance:	C_{IO}	$V_{IO} = 0V$	-	10	pF

Note: This parameter is sampled and not 100% tested.

AC Test Conditions


- * Input pulse levels: 0V to 3.0V
- * Input rise and fall times: 5ns
- * Input and Output timing reference levels: 1.5V
- * Output load: 1 TTL gate + 100pF
- * $V_{CC} = 5V \pm 10\%$

Electrical Characteristics & Recommended AC Operating Conditions

Read Cycle

Parameter	Symbol	85		10		12		Unit	Notes
		min	max	min	max	min	max		
Read Cycle Time	t_{RC}	85	-	100	-	120	-	ns	
Address Access Time	t_{AA}	-	85	-	100	-	120	ns	
Chip Selection ($\overline{CS1}$) Access Time	t_{CO1}	-	85	-	100	-	120	ns	
Chip Selection (CS2) Access Time	t_{CO2}	-	85	-	100	-	120	ns	
Output Enable to Output Valid	t_{OE}	-	45	-	50	-	60	ns	
Output Hold from Address Change	t_{OH}	10	-	15	-	15	-	ns	
Chip Selection ($\overline{CS1}$) to O/P in low Z	t_{LZ1}	10	-	10	-	10	-	ns	2
Chip Selection (CS2) to O/P in low Z	t_{LZ2}	10	-	10	-	10	-	ns	2
Output Enable to Output in Low Z	t_{OLZ}	5	-	5	-	5	-	ns	2
Chip Deselection ($\overline{CS1}$) to O/P high Z	t_{HZ1}	0	30	0	35	0	45	ns	2
Chip Deselection (CS2) to O/P high Z	t_{HZ2}	0	30	0	35	0	45	ns	2
Output Disable to Output in High Z	t_{OHZ}	0	30	0	35	0	45	ns	2

Read Cycle Timing Waveform ⁽¹⁾



Notes:

- (1) WE is High for Read Cycle.
 - (2) t_{LZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. At any given temperature and voltage condition, t_{LZ} max is less than t_{LZ} min both for a given device and from device to device. This parameter is sampled and not 100% tested.
-


Write Cycle

Parameter	Symbol	85		10		12		Unit Notes
		min	max	min	max	min	max	
Write Cycle Time	t_{WC}	85	-	100	-	120	-	ns
Chip Selection to End of Write	t_{CW}	75	-	90	-	100	-	ns
Address Valid to End of Write	t_{AW}	75	-	90	-	100	-	ns
Address Setup Time	t_{AS}	0	-	0	-	0	-	ns
Write Pulse Width	t_{WP}	65	-	75	-	90	-	ns
Write Recovery Time	t_{WR1}	5	-	5	-	10	-	ns
	t_{WR2}	10	-	10	-	15	-	ns (11)
Write to Output in High Z	t_{WHZ}	0	30	0	35	0	40	ns (10)
Data to Write Time Overlap	t_{DW}	35	-	40	-	50	-	ns
Data Hold from Write Time	t_{DH}	0	-	0	-	0	-	ns
Output Active from End of Write	t_{OW}	5	-	10	-	10	-	ns (10)

Write Cycle No.1 Timing Waveform



Write Cycle No.2 Timing Waveform (12)



AC Characteristics Notes

- (1) A write occurs during the overlap of a low $\overline{CS1}$, a high CS2 and a low \overline{WE} . A write begins at the latest transition among $\overline{CS1}$ going low, CS2 going high and \overline{WE} going low. A write ends at the earliest transition among $\overline{CS1}$ going high, CS2 going low and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
- (2) t_{CW} is measured from the later of $\overline{CS1}$ going low or CS2 going high to the end of write.
- (3) t_{AS} is measured from the address valid to the beginning of write.
- (4) t_{WR} is measured from the earlier of $\overline{CS1}$ or \overline{WE} going high or CS2 going high to the end of write cycle.
- (5) During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (6) If $\overline{CS1}$ goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, outputs remain in high impedance state.
- (7) Dout is in the same phase as written data of this write cycle.
- (8) Dout is the read data of next address.
- (9) If $\overline{CS1}$ is low and CS2 is high during this period, I/O pins are in the output state. Input signals out of phase must not be applied to I/O pins.
- (10) This parameter is sampled and not 100% tested.
- (11) This value is measured from CS2 going low to the end of the write cycle.
- (12) OE is continuously low. ($\overline{OE}=V_N$)


Low V_{CC} Data Retention Characteristics - L Version Only ($T_A=-55^{\circ}C$ to $+125^{\circ}C$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
V_{CC} for Data Retention	V_{DR}	$\overline{CS1} \geq V_{CC}-0.2V$, CS2 $\geq V_{CC}-0.2V$ or $0V \leq CS2 \leq 0.2V$, $V_{IN} \geq 0V$	2.0	-	-	V
Data Retention Current	I_{CCDR}	$V_{CC}=3.0V, V_{IN} \geq 0V, \overline{CS1} \geq V_{CC}-0.2V$, CS2 $\geq V_{CC}-0.2V$ or $0V \leq CS2 \leq 0.2V$.	-	1 ⁽¹⁾	350	μA
Chip Deselect to Data Retention	t_{CDR}	See Retention Waveform	0	-	-	ns
Operation Recovery Time	t_R	See Retention Waveform	5	-	-	ms


Notes (1) 20 μA max at $T_A=0$ to $40^{\circ}C$.

(2) CS2 controls address buffer, \overline{WE} buffer, $\overline{CS1}$ buffer and \overline{OE} buffer. If CS2 controls data retention mode, V_{IN} levels ($\overline{WE}, \overline{OE}, \overline{CS1}, I/O$) can be in the high impedance state. If $\overline{CS1}$ controls Data Retention mode, CS2 must be $\geq V_{CC} - 0.2V$ or $0V \leq CS2 \leq 0.2V$. The other input levels (address, $\overline{WE}, \overline{OE}, I/O$) can be in the high impedance state.

Low V_{CC} Data Retention Timing Waveform 1 ($\overline{CS1}$ controlled)




Low V_{CC} Data Retention Timing Waveform 2 ($\overline{CS2}$ controlled)




Package Details Dimensions in mm (inches.) Tolerance on all dimensions ± 0.254 (0.010)


32 pin 0.6" Dual-In-Line (DIP) - 'S' Package




32 pin 0.4" Dual-In-Line (DIP) - 'K' Package




32 pin 0.1" Vertical-In-Line (VIL™) - 'V' Package




32 pin Extended Leadless Chip Carrier (LCC) - 'W' Package



32 pin Extended 'J' Leaded Chip Carrier (JLCC) - 'J' Package




32 pin Ceramic Flatpack - 'G' Package



Ordering Information

MSM8128SLMC-85



Note: For more information regarding screening flows contact Mosaic Semiconductor Inc. for a 'Screening Flow Applications Note.'



Mosaic
Semiconductor
Inc.

The policy of the company is one of continuous development and while the information presented in this data sheet is believed to be accurate, no liability is assumed for any data contained within. The company reserves the right to make changes without notice at any time.