

FAST PAGE MODE DYNAMIC RAM **8M × 36** **288M** BIT

Type name		Max. Access time (ns)	Load memory	Outward dimensions W × H × D (mm)	Data sheet page
MH8M36AUJ-65 ★	★	65	M5M417400ATP, RT × 8 + M5M44100BTP, RT × 4	107.95 × 41.6 × 7	3/13
MH8M36ANUJ-65 ★					
MH8M36AUJ-75 ★	★	75			
MH8M36ANUJ-75 ★					
COMMON DATA					4/13

★ : New product

MITSUBISHI LSIs (DRAM MODULE)
**MH8M36AUJ-65,-75/
 MH8M36ANUJ-65,-75**

FAST PAGE MODE 301989888-BIT (8388608-WORD BY 36-BIT) DYNAMIC RAM

DESCRIPTION

The MH8M36AUJ/ANUJ is 8388608-word × 36-bit dynamic RAM. This consists of sixteen industry standard 4M × 4 dynamic RAMs in TSOP, eight industry standard 4M × 1 dynamic RAMs in TSOP and two input buffers in SSOP.

The mounting of TSOP and SSOP on a single in-line package provides any application where high densities and large quantities of memory are required.

This is a socket-type memory module, suitable for easy interchange or addition of modules.

FEATURES


Type name	Access time (max. ns)	Cycle time (min. ns)	Power dissipation (typ. mW)
MH8M36AUJ/ANUJ-65	65	110	6760
MH8M36AUJ/ANUJ-75	75	130	6040

- Utilizes industry standard 4M × 4 RAMs in TSOP, industry standard 4M × 1 RAMs in TSOP and industry standard buffer in SSOP
- 72-pins single in-line package
- Single +5V (± 10%) supply operation
- Low stand-by power dissipation
924mW(max)..... CMOS input level
- Low operating power dissipation
MH8M36AUJ/ANUJ-65..... 8.40W(max)
MH8M36AUJ/ANUJ-75..... 7.41W(max)
- All inputs are directly TTL compatible
- All outputs are three-state and directry TTL compatible
- Includes (0.22μF × 24) decoupling capacitors
- 2048 refresh cycles every 32ms (A₀~A₁₀)
- Fast-page mode capabilities
- The common I/O feature dicatates the use of only early write operation to prevent contention on Data-in and Data-out
- MH8M36AUJ is gold plating contact
MH8M36ANUJ is solder with Nickel underplating contact

APPLICATION

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT

PIN CONFIGURATION (TOP VIEW) (Both side)



	-65	-75
PD1	NC	NC
PD2	V _{SS}	V _{SS}
PD3	NC	V _{SS}
PD4	NC	NC

NC : NO CONNECTION

MH8M36AUJ MH8M36ANUJ

**FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM**

FUNCTION


In addition to normal read, and early write operations, a number of other functions, e.g., fast-page mode, RAS-only

refresh and $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs					Input/Output		Refresh	Remark
	RAS	CAS	W	Row address	Column address	Input	Output		
Read	ACT	ACT	NAC	APD	APD	OPN	VLD	YES	Fast page mode identical
Write (Early write)	ACT	ACT	ACT	APD	APD	VLD	OPN	YES	
RAS-only refresh	ACT	NAC	DNC	APD	DNC	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	APD	DNC	OPN	VLD	YES	
CAS before RAS refresh	ACT	ACT	NAC	DNC	DNC	DNC	OPN	YES	
Stand-by	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note: ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, APD : applied, OPN : open



MH8M36AUJ
MH8M36ANUJ

FAST PAGE MODE: 301989E3E-811*
(8388608-WORD BY 36-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Rating	Unit
V _{CC}	Supply voltage		-0.5~7	V
V _I	Input voltage	With respect to V _{SS}	-1~7	V
V _O	Output voltage		-1~7	V
I _O	Output current		50	mA
P _d	Power dissipation	T _a = 25 °C	26	W
T _{OPR}	Operating temperature		0~70	°C
T _{STG}	Storage temperature		-40~100	°C

RECOMMENDED OPERATING CONDITIONS (T_a = 0~70 °C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{SS}	Supply voltage	0	0	0	V
V _{IH}	High-level Input voltage, all Inputs	2.4		6.0	V
V _{IL}	Low-level Input voltage, all Inputs	-1.0		0.8	V

Note 1. All voltage values are with respect to V_{SS}

ELECTRICAL CHARACTERISTICS (T_a = 0~70 °C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{O1}	High-level output voltage	I _{OH} = -5mA	2.4		V _{CC}	V
V _{O0}	Low-level output voltage	I _{OL} = 4.2mA	0		0.4	V
I _{OZ}	Off-state output current	Q floating 0V ≤ V _{OUT} ≤ 5.5V	-20		20	μA
I _I	Input current	0V ≤ V _{IN} ≤ 6.5V, Other Input pins=0V	-1		1	μA
I _{CC1(AV)}	Average supply current from V _{CC} , operating (Note 3, 4)	MH8M36A-65	RAS, CAS cycling trc = twc = min. output open		1528	mA
		MH8M36A-75			1348	
I _{CC2(AV)}	Supply current from V _{CC} , stand-by	RAS = CAS = V _{IH} , output open		192	mA	
		RAS=CAS ≥ V _{CC} -0.5V, output open		168		
I _{CC3(AV)}	Average supply current from V _{CC} , refreshing (Note 3)	MH8M36A-65	RAS cycling, CAS = V _{IH} trc = min. output open		1528	mA
		MH8M36A-75			1348	
I _{CC4(AV)}	Average supply current from V _{CC} Fast-Page-Mode (Note 3, 4)	MH8M36A-65	RAS = V _{IL} , CAS cycling trc = min. output open		1048	mA
		MH8M36A-75			912	
I _{CC5(AV)}	Average supply current from V _{CC} CAS before RAS refresh mode (Note 3)	MH8M36A-65	CAS before RAS refresh cycling trc = min. output open		1528	mA
		MH8M36A-75			1164	

Note 2. Current flowing into an IC is positive, out is negative.

3. I_{CC1(AV)}, I_{CC3(AV)}, I_{CC4(AV)} and I_{CC5(AV)} are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4. I_{CC1(AV)} and I_{CC4(AV)} are dependent on output loading. Specified values are obtained with the output open.

CAPACITANCE (T_a = 0~70 °C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _{I(A)}	Input capacitance, address inputs				30	pF
C _{I(DQ)}	Data input/data output capacitance	V _I = V _{SS}			30	pF
C _{I(W)}	Input capacitance, write control input	f = 1MHz			30	pF
C _{I(RAS)}	Input capacitance, RAS input	V _I = 25mVrms			30	pF
C _{I(CAS)}	Input capacitance, CAS input				30	pF

MH8M36AUJ
MH8M36ANUJ

FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM

SWITCHING CHARACTERISTICS (Ta = 0~70°C, Vcc = 5V ± 10%, Vss = 0V, unless otherwise noted) (Notes 5, 12, 13)

Symbol	Parameter	Limits				Unit
		MH8M36A-65		MH8M36A-75		
		Min	Max	Min	Max	
tCAC	Access time from $\overline{\text{CAS}}$ (Note 6, 7)		20		25	ns
tRAC	Access time from $\overline{\text{RAS}}$ (Note 6, 8)		65		75	ns
tAA	Column address access time (Note 6, 9)		35		40	ns
tCPA	Access time from $\overline{\text{CAS}}$ precharge (Note 6, 10)		40		45	ns
tCLZ	Output low impedance time from $\overline{\text{CAS}}$ low (Note 6)	5		5		ns
tOFF	Output disable time after $\overline{\text{CAS}}$ high (Note 11)	0	20	0	25	ns

- Note 5. An initial pause of 500µs is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a $\overline{\text{RAS}}$ clock such as $\overline{\text{RAS}}$ -Only refresh).
 Note the $\overline{\text{RAS}}$ may be cycled during the initial pause. And any 8 $\overline{\text{RAS}}$ or $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycles are required after prolonged periods (greater than 32ms) of $\overline{\text{RAS}}$ inactivity before proper device operation is achieved.
 6. Measured with a load circuit equivalent to 2TTL loads and 100pF.
 7. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD(max)}}$ and $t_{\text{ASC}} \geq t_{\text{ASC(max)}}$.
 8. Assumes that $t_{\text{RCD}} \leq t_{\text{RCD(max)}}$ and $t_{\text{RAD}} \leq t_{\text{RAD(max)}}$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by amount that t_{RCD} or t_{RAD} exceeds the value shown.
 9. Assumes that $t_{\text{RAD}} \geq t_{\text{RAD(max)}}$ and $t_{\text{ASC}} \leq t_{\text{ASC(max)}}$.
 10. Assumes that $t_{\text{CP}} \leq t_{\text{CP(max)}}$ and $t_{\text{ASC}} \geq t_{\text{ASC(max)}}$.
 11. $t_{\text{OFF(max)}}$ defines the time at which the output achieves the high impedance state ($I_{\text{OUT}} \leq \pm 20 \mu\text{A}$) and is not reference to $V_{\text{OH(min)}}$ or $V_{\text{OL(max)}}$.

TIMING REQUIREMENTS (For Read, Early Write, Fast-Page Mode Cycles)

(Ta = 0~70°C, Vcc = 5V ± 10%, Vss = 0V, unless otherwise noted) (Notes 12, 13)

Symbol	Parameter	Limits				Unit
		MH8M36A-65		MH8M36A-75		
		Min	Max	Min	Max	
tREF	Refresh cycle time		32		32	ms
tRP	$\overline{\text{RAS}}$ high pulse width	40		50		ns
tRCD	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (Note 14)	20	45	20	50	ns
tCRP	Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low	10		10		ns
tRPC	Delay time, $\overline{\text{RAS}}$ high to $\overline{\text{CAS}}$ low	0		0		ns
tCPN	$\overline{\text{CAS}}$ high pulse width	10		10		ns
tRAD	Column address delay time from $\overline{\text{RAS}}$ low (Note 15)	15	30	15	35	ns
tASR	Row address setup time before $\overline{\text{RAS}}$ low	0		0		ns
tASC	Column address setup time before $\overline{\text{CAS}}$ low (Note 16)	0	10	0	10	ns
tRAH	Row address hold time after $\overline{\text{RAS}}$ low	10		10		ns
tCAH	Column address hold time after $\overline{\text{CAS}}$ low	15		15		ns
tT	Transition time (Note 17)	1	50	1	50	ns

- Note 12. The timing requirements are assumed $t_{\text{T}} = 5\text{ns}$.
 13. $V_{\text{IH(min)}}$ and $V_{\text{IL(max)}}$ are reference levels for measuring timing of input signals.
 14. $t_{\text{RCD(max)}}$ is specified as a reference point only. If t_{RCD} is less than $t_{\text{RCD(max)}}$, access time is t_{RAC} . If t_{RCD} is greater than $t_{\text{RCD(max)}}$, access time is controlled exclusively by t_{CAC} or t_{AA} . $t_{\text{RCD(min)}}$ is specified as $t_{\text{RCD(min)}} = t_{\text{RAH(min)}} + 2t_{\text{T}} + t_{\text{ASC(min)}}$.
 15. $t_{\text{RAD(max)}}$ is specified as a reference point only. If $t_{\text{RAD}} \geq t_{\text{RAD(max)}}$ and $t_{\text{ASC}} \leq t_{\text{ASC(max)}}$, access time is controlled exclusively by t_{AA} .
 16. $t_{\text{ASC(max)}}$ is specified as a reference point only. If $t_{\text{RCD}} \geq t_{\text{RCD(max)}}$ and $t_{\text{ASC}} \geq t_{\text{ASC(max)}}$, access time is controlled exclusively by t_{CAC} .
 17. t_{T} is measured between $V_{\text{IH(min)}}$ and $V_{\text{IL(max)}}$.

MH8M36AUJ
MH8M36ANUJ

FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM

Read and Refresh Cycles

Symbol	Parameter	Limits				Unit
		MH8M36A-65		MH8M36A-75		
		Min	Max	Min	Max	
trc	Read cycle time	110		130		ns
trAS	RAS low pulse width	60	10000	70	10000	ns
tcAS	CAS low pulse width	15	10000	20	10000	ns
tCSH	CAS hold time after RAS low	60		70		ns
trSH	RAS hold time after CAS low	15		20		ns
trCS	Read setup time before CAS low	0		0		ns
trCH	Read hold time after CAS high (Note 18)	0		0		ns
trRH	Read hold time after RAS high (Note 18)	10		10		ns
trAL	Column address to RAS hold time	30		35		ns

Note 18. Either trCH or trRH must be satisfied for a read cycle.

Write Cycle (Early Write Cycles)

Symbol	Parameter	Limits				Unit
		MH8M36A-65		MH8M36A-75		
		Min	Max	Min	Max	
tWC	Write cycle time	110		130		ns
trAS	RAS low pulse width	60	10000	70	10000	ns
tcAS	CAS low pulse width	15	10000	20	10000	ns
tCSH	CAS hold time after RAS low	60		70		ns
trSH	RAS hold time after CAS low	15		20		ns
twCS	Write setup time before CAS low (Note 19)	0		0		ns
tWC	Write hold time after CAS low	10		10		ns
tcW	CAS hold time after W low	15		20		ns
trW	RAS hold time after W low	15		20		ns
tWP	Write pulse width	10		15		ns
tDS	Data setup time before CAS low or W low	0		0		ns
tDH	Data hold time after CAS low or W low	15		20		ns

Note 19. twCS is specified as reference points only. If twCS ≥ twCS(min) the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle.

Fast-Page Mode Cycle (Read, Early Write Cycle) (Note 20)

Symbol	Parameter	Limits				Unit
		MH8M36A-65		MH8M36A-75		
		Min	Max	Min	Max	
tpc	Fast page mode read/write cycle time	40		45		ns
trAS	RAS low pulse width for read write cycle (Note 21)	100	125000	115	125000	ns
tCP	CAS high pulse width (Note 22)	10	15	10	15	ns
tcPRH	RAS hold time after CAS precharge	35		40		ns

Note 20. All previously specified timing requirements and switching characteristics are applicable to their respective fast page mode cycle.

21. trAS(min) is specified as two cycles of CAS input are performed.

22. tCP(max) is specified as a reference point only.

CAS before RAS Refresh Cycle (Note 23)


Symbol	Parameter	Limits				Unit
		MH8M36A-65		MH8M36A-75		
		Min	Max	Min	Max	
tCSR	CAS setup time before RAS low	10		10		ns
tCHR	CAS hold time after RAS low	10		15		ns
trSR	Read setup time before RAS low	10		10		ns
trHR	Read hold time after RAS low	10		15		ns

Note 23. Eight to more CAS before RAS cycles instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh mode.

MH8M36AUJ
MH8M36ANUJ

FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM


Write Cycle (Early write)



MH8M36AUJ
MH8M36ANUJ

FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM


Fast Page Mode Read Cycle



MH8M36AUJ
MH8M36ANUJ

FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM

Fast-Page-Mode Write Cycle (Early Write)



MH8M36AUJ
MH8M36ANUJ

FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM

Hidden Refresh Cycle (Read)

