

240pin Unbuffered DDR2 SDRAM MODULE

Based on 64Mx8 DDR2 SDRAM

Features

- JEDEC Standard 240-pin Dual In-Line Memory Module
- 64Mx64 and 128Mx64 DDR2 Unbuffered DIMM based on 64Mx8 DDR2 SDRAM
- Performance:

		PC2-5300	Unit
Speed Sort	3C		
DIMM $\overline{\text{CAS}}$ Latency*	5		
f _{CK} Clock Frequency	333	MHz	
t _{CK} Clock Cycle	3	ns	
f _{DQ} DQ Burst Frequency	667	MHz	

- Intended for 333MHz applications
- Inputs and outputs are SSTL-18 compatible
- $V_{DD} = V_{DDQ} = 1.8\text{ Volt} \pm 0.1$
- SDRAMs have 4 internal banks for concurrent operation
- Differential clock inputs
- Data is read or written on both clock edges
- Bi-directional data strobe with one clock cycle preamble and one-half clock post-amble
- Address and control signals are fully synchronous to positive

- clock edge
- Write Latency = Read Latency - 1
- Programmable Operation:
 - Device $\overline{\text{CAS}}$ Latency: 3, 4, 5
 - Burst Type: Sequential or Interleave
 - Burst Length: 4, 8
 - Operation: Burst Read and Write
- Auto Refresh (CBR) and Self Refresh Modes
- Automatic and controlled precharge commands
- 14/10/1 Addressing (row/column/bank) – M1Y51264TU88A2B
- 14/10/2 Addressing (row/column/bank) - M1Y1G64TU8HA2B
- 7.8 μs Max. Average Periodic Refresh Interval
- Serial Presence Detect
- On Die Termination (ODT)
- Gold contacts
- SDRAMs in 60-ball FBGA Package
- RoHs Compliant product

Description

M1Y51264TU88A2B and M1Y1G64TU8HA2B are 240-Pin Double Data Rate 2 (DDR2) Synchronous DRAM Unbuffered Dual In-Line Memory Module (UDIMM), organized as a one-rank 64Mx64 and two ranks 128Mx64 high-speed memory array. Modules use eight 64Mx8 (M1Y51264TU88A2B) and sixteen 64Mx8 (M1Y1G64TU8HA2B) DDR2 SDRAMs in FBGA packages. These DIMMs are manufactured using raw cards developed for broad industry use as reference designs. The use of these common design files minimizes electrical variation between suppliers. All ELIXIR DDR2 SDRAM DIMMs provide a high-performance, flexible 8-byte interface in a 5.25" long space-saving footprint.

The DIMM is intended for use in applications operating up to 333MHz clock speeds and achieves high-speed data transfer rates of up to 667MHz. Prior to any access operation, the device $\overline{\text{CAS}}$ latency and burst / length / operation type must be programmed into the DIMM by address inputs A0-A13 and I/O inputs BA0 and BA1 using the mode register set cycle.

The DIMM uses serial presence-detect implemented via a serial 2,048-bit EEPROM using a standard IIC protocol. The first 128 bytes of serial PD data are programmed and locked during module assembly. The remaining 128 bytes are available for use by the customer.

Ordering Information

Part Number	Speed			Organization	Leads	Power	Note
M1Y51264TU88A2B-3C	333MHz (3ns @ CL = 5)	DDR2-667	PC2-5300	64Mx64	Gold	1.8V	
M1Y1G64TU8HA2B-3C				128Mx64			

Pin Description

CK0, CK̄0	Differential Clock Inputs	DQ0-DQ63	Data input/output
CKE0, CKE1	Clock Enable	CB0-CB7	ECC Check Bit Data Input/Output
RAS	Row Address Strobe	DQS0-DQS8	Bidirectional data strobes
CAS	Column Address Strobe	DM0-DM8/DQS9-17	Input Data Mask/High Data Strobes
WE	Write Enable	DQS0-DQS17	Differential data strobes
CS0, CS1	Chip Selects	V _{DD}	Power (1.8V)
A0-A9, A11-A13	Address Inputs	V _{REF}	Ref. Voltage for SSTL_18 inputs
A10/AP	Column Address Input/Auto-precharge	V _{DDSPD}	Serial EEPROM positive power supply
BA0, BA1	SDRAM Bank Address Inputs	V _{SS}	Ground
RESET	Reset pin	SCL	Serial Presence Detect Clock Input
ODT0, ODT1	Active termination control lines	SDA	Serial Presence Detect Data input/output
NC	No Connect	SA0-2	Serial Presence Detect Address Inputs

Pinout


Pin	Front	Pin	Front	Pin	Front	Pin	Back	Pin	Back	Pin	Back
1	V _{REF}	42	NC	82	V _{SS}	121	V _{SS}	162	NC	202	DM4
2	V _{SS}	43	NC	83	DQS4	122	DQ4	163	V _{SS}	203	NC
3	DQ0	44	V _{SS}	84	DQS4	123	DQ5	164	NC	204	V _{SS}
4	DQ1	45	NC	85	V _{SS}	124	V _{SS}	165	NC	205	DQ38
5	V _{SS}	46	NC	86	DQ34	125	DM0, DQS9	166	V _{SS}	206	DQ39
6	DQS0	47	V _{SS}	87	DQ35	126	DQS9	167	NC	207	V _{SS}
7	DQS0	48	NC	88	V _{SS}	127	V _{SS}	168	NC	208	DQ44
8	V _{SS}	49	NC	89	DQ40	128	DQ6	169	V _{SS}	209	DQ45
9	DQ2	50	V _{SS}	90	DQ41	129	DQ7	170	V _{DDQ}	210	V _{SS}
10	DQ3	51	V _{DDQ}	91	V _{SS}	130	V _{SS}	171	CKE1	211	DM5
11	V _{SS}	52	CKE0	92	DQS5	131	DQ12	172	V _{DD}	212	NC
12	DQ8	53	V _{DD}	93	DQS5	132	DQ13	173	NC	213	V _{SS}
13	DQ9	54	NC	94	V _{SS}	133	V _{SS}	174	NC	214	DQ46
14	V _{SS}	55	NC	95	DQ42	134	DM1, DQS10	175	V _{DDQ}	215	DQ47
15	DQS1	56	V _{DDQ}	96	DQ43	135	DQS10	176	A12	216	V _{SS}
16	DQS1	57	A11	97	V _{SS}	136	V _{SS}	177	A9	217	DQ52
17	V _{SS}	58	A7	98	DQ48	137	CK1	178	V _{DD}	218	DQ53
18	NC	59	V _{DD}	99	DQ49	138	CK1	179	A8	219	V _{SS}
19	NC	60	A5	100	V _{SS}	139	V _{SS}	180	A6	220	CK2
20	V _{SS}	61	A4	101	SA2	140	DQ14	181	V _{DDQ}	221	CK2
21	DQ10	62	V _{DDQ}	102	NC	141	DQ15	182	A3	222	V _{SS}
22	DQ11	63	A2	103	V _{SS}	142	V _{SS}	183	A1	223	DM6
23	V _{SS}	64	V _{DD}	104	DQS6	143	DQ20	184	V _{DD}	224	NC
24	DQ16	KEY		105	DQS6	144	DQ21	KEY		225	V _{SS}
25	DQ17	65	V _{SS}	106	V _{SS}	145	V _{SS}	185	CK0	226	DQ54
26	V _{SS}	66	V _{SS}	107	DQ50	146	DM2	186	CK0	227	DQ55
27	DQS2	67	V _{DD}	108	DQ51	147	NC	187	V _{DD}	228	V _{SS}
28	DQS2	68	NC	109	V _{SS}	148	V _{SS}	188	A0	229	DQ60
29	V _{SS}	69	V _{DD}	110	DQ56	149	DQ22	189	V _{DD}	230	DQ61
30	DQ18	70	A10/AP	111	DQ57	150	DQ23	190	BA1	231	V _{SS}
31	DQ19	71	BA0	112	V _{SS}	151	V _{SS}	191	V _{DDQ}	232	DM7
32	V _{SS}	72	V _{DDQ}	113	DQS7	152	DQ28	192	RAS	233	NC
33	DQ24	73	WE	114	DQS7	153	DQ29	193	CS0	234	V _{SS}
34	DQ25	74	CAS	115	V _{SS}	154	V _{SS}	194	V _{DDQ}	235	DQ62
35	V _{SS}	75	V _{DDQ}	116	DQ58	155	DM3	195	ODT0	236	DQ63
36	DQS3	76	CS1	117	DQ59	156	NC	196	A13	237	V _{SS}
37	DQS3	77	ODT1	118	V _{SS}	157	V _{SS}	197	V _{DD}	238	V _{DDSPD}
38	V _{SS}	78	V _{DDQ}	119	SDA	158	DQ30	198	V _{SS}	239	SA0
39	DQ26	79	V _{SS}	120	SCL	159	DQ31	199	DQ36	240	SA1
40	DQ27	80	DQ32			160	V _{SS}	200	DQ37		
41	V _{SS}	81	DQ33			161	NC	201	V _{SS}		

Input/Output Functional Description

Symbol	Type	Polarity	Function
CK0, CK1, CK2	(SSTL)	Positive Edge	The positive line of the differential pair of system clock inputs which drives the input to the on-DIMM PLL. All the DDR2 SDRAM address and control inputs are sampled on the rising edge of their associated clocks.
$\overline{CK0}$, $\overline{CK1}$, $\overline{CK2}$	(SSTL)	Negative Edge	The negative line of the differential pair of system clock inputs which drives the input to the on-DIMM PLL.
CKE0, CKE1	(SSTL)	Active High	Activates the SDRAM CK signal when high and deactivates the CK signal when low. By deactivating the clocks, CKE low initiates the Power Down mode, or the Self Refresh mode.
$\overline{CS0}$, $\overline{CS1}$	(SSTL)	Active Low	Enables the associated SDRAM command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
\overline{RAS} , \overline{CAS} , \overline{WE}	(SSTL)	Active Low	When sampled at the positive rising edge of the clock, \overline{RAS} , \overline{CAS} , \overline{WE} define the operation to be executed by the SDRAM.
V_{REF}	Supply		Reference voltage for SSTL-18 inputs
V_{DDQ}	Supply		Isolated power supply for the DDR SDRAM output buffers to provide improved noise immunity
ODT0, ODT1	Input	Active High	On-Die Termination control signals
BA0, BA1	(SSTL)	-	Selects which SDRAM bank is to be active.
A0 – A9 A10/AP A11 – A13	(SSTL)	-	During a Bank Activate command cycle, A0-A12 defines the row address (RA0-RA12) when sampled at the rising clock edge. During a Read or Write command cycle, A0-A9, A11 defines the column address (CA0-CA10) when sampled at the rising clock edge. In addition to the column address, AP is used to invoke Autoprecharge operation at the end of the Burst Read or Write cycle. If AP is high, autoprecharge is selected and BA0/BA1 define the bank to be precharged. If AP is low, autoprecharge is disabled. During a Precharge command cycle, AP is used in conjunction with BA0/BA1 to control which bank(s) to precharge. If AP is high all 4 banks will be precharged regardless of the state of BA0/BA1. If AP is low, then BA0/BA1 are used to define which bank to pre-charge.
DQ0 – DQ63 CB0 – CB7	(SSTL)	Active High	Data and Check Bit Input/Output pins. Check bits are only applicable on the x72 DIMM configurations.
VDD, VSS	Supply		Power and ground for the DDR SDRAM input buffers and core logic
DQS0 – DQS8 $\overline{DQS0}$ – $\overline{DQS8}$	(SSTL)	Negative and Positive Edge	Data strobe for input and output data
DM0 – DM8	Input	Active High	The data write masks, associated with one data byte. In Write mode, DM operates as a byte mask by allowing input data to be written if it is low but blocks the write operation if it is high. In Read mode, DM lines have no effect. DM8 is associated with check bits CB0-CB7, and is not used on x64 modules.
SA0 – SA2		-	Address inputs. Connected to either V_{DD} or V_{SS} on the system board to configure the Serial Presence Detect EEPROM address.
SDA		-	This bi-directional pin is used to transfer data into or out of the SPD EEPROM. A resistor must be connected from the SDA bus line to V_{DD} to act as a pull-up.
SCL		-	This signal is used to clock data into and out of the SPD EEPROM. A resistor may be connected from the SCL bus line to V_{DD} to act as a pull-up.
V_{DDSPD}	Supply		Serial EEPROM positive power supply.



Functional Block Diagram

(512MB, 1 Rank, 64Mx8 DDR2 SDRAMs)




BA0-BA1 —\|— BA0-BA1 : SDRAMs D0-D8
 A0-A13 —\|— A0-A13 : SDRAMs D0-D8
 RAS —\|— RAS : SDRAMs D0-D8
 CAS —\|— CAS : SDRAMs D0-D8
 WE —\|— WE : SDRAMs D0-D8
 CKE0 —\|— CKE : SDRAMs D0-D8
 ODT0 —\|— ODT : SDRAMs D0-D8

- Notes :
1. DQ-to-I/O wiring may be changed within a byte.
 2. DQ/DQS/DM/CKE/CS relationships are maintained as shown.
 3. DQ/DQS/DQS resistors are 22 Ohms +/- 5%
 4. BAx, Ax, RAS, CAS, WE resistors are 5.1 Ohms +/- 5%
 5. Address and control resistors are 22 Ohms +/- 5%





Functional Block Diagram

(1GB, 2 Rank, 64Mx8 DDR2 SDRAMs)



BA0-BA1 —\|— BA0-BA1 : SDRAMs D0-D17
 A0-A13 —\|— A0-A13 : SDRAMs D0-D17
 RAS —\|— RAS : SDRAMs D0-D17
 CAS —\|— CAS : SDRAMs D0-D17
 WE —\|— WE : SDRAMs D0-D17
 CKE0 —\|— CKE : SDRAMs D0-D8
 CKE1 —\|— CKE : SDRAMs D9-D17
 ODT0 —\|— ODT : SDRAMs D0-D8
 ODT1 —\|— ODT : SDRAMs D9-D17

- Notes :
1. DQ-to-I/O wiring may be changed within a byte.
 2. DQ/DQS/DM/CKE/CS relationships are maintained as shown.
 3. DQ/DQS/DQS resistors are 22 Ohms +/- 5%
 4. BAx, Ax, RAS, CAS, WE resistors are 5.1 Ohms +/- 5%
 5. Address and control resistors are 22 Ohms +/- 5%



Serial Presence Detect – Part 1 of 2 (512MB)

64Mx64 1 BANK UNBUFFERED DDR2 SDRAM DIMM based on 64Mx8, 4Banks, 8K Refresh, 1.8V DDR2 SDRAMs with SPD

Byte	Description	SPD Entry Value	Serial PD Data Entry (Hexadecimal)	Note
		DDR2 -667 (-3C)	DDR2 -667 (-3C)	
0	Number of Serial PD Bytes Written during Production	128	80	
1	Total Number of Bytes in Serial PD device	256	08	
2	Fundamental Memory Type	DDR2-SDRAM	08	
3	Number of Row Addresses on Assembly	14	0E	
4	Number of Column Addresses on Assembly	10	0A	
5	Number of DIMM Bank, Package, and Height	1 rank, Height=30mm	60	
6	Data Width of this Assembly	X64	40	
7	Reserved	Undefined	00	
8	Voltage Interface Level of this Assembly	SSTL_1.8V	05	
9	DDR2 SDRAM Device Cycle Time at Maximum Support CAS Latency CL=5	3ns	30	
10	DDR2 SDRAM Device Access Time (t_{ac}) from Clock at CL=5	$\pm 0.45\text{ns}$	45	
11	DIMM Configuration Type	Non – ECC	00	
12	Refresh Rate/Type	7.8 $\mu\text{s}/\text{self}$	82	
13	Primary DDRII SDRAM Width	X8	08	
14	Error Checking DDRII SDRAM Device Width	N/A	00	
15	Reserved	Undefined	00	
16	DDR2 SDRAM Device Attributes: Burst Length Supported	4,8	0C	
17	DDR2 SDRAM Device Attributes: Number of Device Banks	4	04	
18	DDR2 SDRAM Device Attributes: CAS Latencies Supported	3/4/5	38	
19	DIMM Mechanical Characteristics	$\leq 4.10\text{mm}$	01	
20	DDR2 SDRAM DIMM Type Information	Regular UDIMM (133.35mm)	02	
21	DDR2 SDRAM Module Attributes:	Normal DIMM	00	
22	DDR2 SDRAM Device Attributes: General	Support weak driver	03	
23	Minimum Clock Cycle at CL=4	3.75ns	3D	
24	Maximum Data Access Time (t_{ac}) from Clock at CL=4	$\pm 0.5\text{ns}$	50	
25	Minimum Clock Cycle Time at CL=3	5ns	50	
26	Maximum Data Access Time (t_{ac}) from Clock at CL=3	$\pm 0.6\text{ns}$	60	
27	Minimum Row Precharge Time (t_{RP})	15ns	3C	
28	Minimum Row Active to Row Active delay (t_{RRD})	7.5ns	1E	
29	Minimum RAS to CAS delay (t_{RCD})	15ns	3C	
30	Minimum Active to Precharge Time (t_{RAS})	45ns	2D	
31	Module Bank Density	512MB	80	
32	Address and Command Input Setup Time Before Clock (t_{IS})	0.2ns	20	
33	Address and Command Input Hold Time After Clock (t_{IH})	0.275ns	27	
34	Data Input Setup Time Before Clock (t_{DS})	0.10ns	10	
35	Data Input Hold Time After Clock (t_{DH})	0.175ns	17	
36	Write Recovery Time (t_{WR})	15ns	3C	
37	Internal Write to Read Command delay (t_{WTR})	7.5ns	1E	
38	Internal Read to Precharge Command delay (t_{RTP})	7.5ns	1E	
39	Memory Analysis Probe Characteristics	Undefined	00	

M1Y1G64TU8HA2B / M1Y51264TU88A2B

1GB: 128M x 64 / 512MB: 64M x 64

Unbuffered DDR2 SDRAM DIMM

**Serial Presence Detect – Part 2 of 2 (512MB)**

64Mx64 1 BANK UNBUFFERED DDR2 SDRAM DIMM based on 64Mx8, 4Banks, 8K Refresh, 1.8V DDR2 SDRAMs with SPD

Byte	Description	SPD Entry Value	Serial PD Data Entry (Hexadecimal)	Note
		DDR2 -667 (-3C)	DDR2 -667 (-3C)	
40	Extension of Byte 41 t_{RC} and Byte 42 t_{RFC}	The number below a decimal point of t_{RC} and t_{RFC} are 0, t_{RFC} is less than 256ns	00	
41	Minimum Core Cycle Time (t_{RC})	60ns	3C	
42	Min. Auto Refresh Command Cycle Time (t_{RFC})	105ns	69	
43	Maximum Clock Cycle Time (t_{CK} max)	8ns	80	
44	Max. DQS-DQ Skew Factor (t_{QHS})	0.24ns	18	
45	Read Data Hold Skew Factor (t_{QHS})	0.34ns	22	
46-61	Reserved	Undefined	00	
62	SPD Revision	1.0	10	
63	Checksum Data	Checksum Data	6F	
64-71	Manufacturer's JEDEC ID Code	NANYA	7F7F7F0B00000000	
72	Module Manufacturing Location	Manufacturing code	--	
73-91	Module Part Number	Module Part Number in ASCII	--	1
92-255	Reserved	Undefined	--	

Note:

1. M1Y51264TU88A2B-3C → 4D31593531323634545538384132422D3337420

Serial Presence Detect -- Part 1 of 2 (1GB)

128Mx64 2 BANKS UNBUFFERED DDR2 SDRAM DIMM based on 64Mx8, 4Banks, 8K Refresh, 1.8V DDR2 SDRAMs with SPD

Byte	Description	SPD Entry Value	Serial PD Data Entry (Hexadecimal)	Note
		DDR2 -667 (-3C)	DDR2 -667 (-3C)	
0	Number of Serial PD Bytes Written during Production	128	80	
1	Total Number of Bytes in Serial PD device	256	08	
2	Fundamental Memory Type	DDR2-SDRAM	08	
3	Number of Row Addresses on Assembly	14	0E	
4	Number of Column Addresses on Assembly	10	0A	
5	Number of DIMM Bank, Package, and Height	2 rank, Height=30mm	61	
6	Data Width of this Assembly	X64	40	
7	Reserved	Undefined	00	
8	Voltage Interface Level of this Assembly	SSTL_1.8V	05	
9	DDR2 SDRAM Device Cycle Time at Maximum Support CAS Latency CL=5	3ns	30	
10	DDR2 SDRAM Device Access Time (t_{ac}) from Clock at CL=5	$\pm 0.45\text{ns}$	45	
11	DIMM Configuration Type	Non - ECC	00	
12	Refresh Rate/Type	7.8 $\mu\text{s}/\text{self}$	82	
13	Primary DDRII SDRAM Width	X8	08	
14	Error Checking DDRII SDRAM Device Width	N/A	00	
15	Reserved	Undefined	00	
16	DDR2 SDRAM Device Attributes: Burst Length Supported	4,8	0C	
17	DDR2 SDRAM Device Attributes: Number of Device Banks	4	04	
18	DDR2 SDRAM Device Attributes: CAS Latencies Supported	3/4/5	38	
19	DIMM Mechanical Characteristics	$\leq 4.10\text{mm}$	01	
20	DDR2 SDRAM DIMM Type Information	Regular UDIMM (133.35mm)	02	
21	DDR2 SDRAM Module Attributes:	Normal DIMM	00	
22	DDR2 SDRAM Device Attributes: General	Support weak driver	03	
23	Minimum Clock Cycle at CL=4	3.75ns	3D	
24	Maximum Data Access Time (t_{ac}) from Clock at CL=4	$\pm 0.5\text{ns}$	50	
25	Minimum Clock Cycle Time at CL=3	5ns	50	
26	Maximum Data Access Time (t_{ac}) from Clock at CL=3	$\pm 0.6\text{ns}$	60	
27	Minimum Row Precharge Time (t_{RP})	15ns	3C	
28	Minimum Row Active to Row Active delay (t_{RRD})	7.5ns	1E	
29	Minimum RAS to CAS delay (t_{RCD})	15ns	3C	
30	Minimum Active to Precharge Time (t_{RAS})	45ns	2D	
31	Module Bank Density	512MB	80	
32	Address and Command Input Setup Time Before Clock (t_{IS})	0.2ns	20	
33	Address and Command Input Hold Time After Clock (t_{IH})	0.275ns	27	
34	Data Input Setup Time Before Clock (t_{DS})	0.10ns	10	
35	Data Input Hold Time After Clock (t_{DH})	0.175ns	17	
36	Write Recovery Time (t_{WR})	15ns	3C	
37	Internal Write to Read Command delay (t_{WTR})	7.5ns	1E	
38	Internal Read to Precharge Command delay (t_{RTP})	7.5ns	1E	

Serial Presence Detect -- Part 2 of 2 (1GB)

128Mx64 2 BANKS UNBUFFERED DDR2 SDRAM DIMM based on 64Mx8, 4Banks, 8K Refresh, 1.8V DDR2 SDRAMs with SPD

Byte	Description	SPD Entry Value	Serial PD Data Entry (Hexadecimal)	Note
		DDR2 -667 (-3C)	DDR2 -667 (-3C)	
39	Memory Analysis Probe Characteristics	Undefined	00	
40	Extension of Byte 41 t_{RC} and Byte 42 t_{RFC}	The number below a decimal point of t_{RC} and t_{RFC} are 0, t_{RFC} is less than 256ns	00	
41	Minimum Core Cycle Time (t_{RC})	60ns	3C	
42	Min. Auto Refresh Command Cycle Time (t_{RFC})	105ns	69	
43	Maximum Clock Cycle Time (t_{CK} max)	8ns	80	
44	Max. DQS-DQ Skew Factor (t_{DQS})	0.24ns	18	
45	Read Data Hold Skew Factor (t_{QHS})	0.34ns	22	
46-61	Reserved	Undefined	00	
62	SPD Revision	1.0	10	
63	Checksum Data	Checksum data	70	
64-71	Manufacturer's JEDEC ID Code	NANYA	7F7F7F0B00000000	
72	Module Manufacturing Location	Manufacturing code	--	
73-91	Module Part Number	Module Part Number in ASCII	--	1
92-255	Reserved	Undefined	--	

Note:

1. M1Y1G64TU8HA2B-3C → 4D325931473634545538484132422D33432020

Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V _{IN} , V _{OUT}	Voltage on I/O pins relative to V _{ss}	-0.5 to 2.3	V
V _{DD}	Voltage on V _{DD} supply relative to V _{ss}	-1.0 to +2.3	V
V _{DDQ}	Voltage on V _{DDQ} supply relative to V _{ss}	-0.5 to +2.3	V
H _{STG}	Storage Humidity (without condensation)	5 to 95	%
T _A	Operating Temperature (Ambient)	0 to +70	°C
T _{STG}	Storage Temperature (Plastic)	-55 to +100	°C

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC operating Conditions

Symbol	Parameter	Rating	Units	Note
T _{CASE}	Operating Temperature (Ambient)	0 to 95	°C	1,2,3
T _{STG}	Storage Temperature (Plastic)	-55 to 100	°C	
I _L	Short Circuit Output Current	-5 to 5	μA	
T _{OPR}	Module Operating Temperature Range (ambient)	0 to 55	°C	
H _{OPR}	Operating Humidity (relative)	10 to 90	%	

Note:

1. Case temperature is measured at top and center side of any DRAMs.
2. t_{CASE} > 85°C → t_{REFI} = 3.9 μs
3. All DRAM specification only support 0°C < t_{CASE} < 85°C

DC Electrical Characteristics and Operating Conditions

(T_{CASE} = 0 °C ~ 85 °C; V_{DDQ} = 1.8V ± 0.1V; V_{DD} = 1.8V ± 0.1V, See AC Characteristics)

Symbol	Parameter	Min	Max	Units	Notes
V _{DD}	Supply Voltage	1.7	1.9	V	1
V _{DDQ}	I/O Supply Voltage	1.7	1.9	V	1
V _{ss} , V _{SSQ}	Supply Voltage, I/O Supply Voltage	0	0	V	
V _{REF}	I/O Reference Voltage	0.49V _{DDQ}	0.51V _{DDQ}	V	1, 2
V _{IH} (DC)	Input High (Logic1) Voltage	V _{REF} + 0.125	V _{DDQ} + 0.3	V	1
V _{IL} (DC)	Input Low (Logic0) Voltage	-0.3	V _{REF} - 0.125	V	1

Note:

1. Inputs are not recognized as valid until V_{REF} stabilizes.
2. V_{REF} is expected to be equal to 0.5 V DDQ of the transmitting device, and to track variations in the DC level of the same. Peak-to-peak noise on V_{REF} may not exceed 2% of the DC value.

On Die Termination (ODT) Current

Symbol	Parameter	Min	Max	Units	EMRS(1) State
IODTO	Enabled ODT current per DQ ODT is HIGH; Data Bus inputs are FLOATING	5	7.5	mA/DQ	A6=0, A2=1
		2.5	3.75	mA/DQ	A6=1, A2=0
IODTT	Active ODT current per DQ ODT is HIGH; worst case of Data Bus inputs are STABLE or SWITCHING	10	15	mA/DQ	A6=0, A2=1
		5	7.5	mA/DQ	A6=1, A2=0

Operating, Standby, and Refresh Currents

 $T_{CASE} = 0^{\circ}\text{C} \sim 85^{\circ}\text{C}$; $V_{DDQ} = V_{DD} = 1.8\text{V} \pm 0.1\text{V}$ (512MB, 1 Rank, 64Mx8 DDR2 SDRAMs)

Symbol	Parameter/Condition	PC2-5300 (-3C)	Unit	Notes
I _{DD0}	Operating Current: one bank; active/precharge; $t_{RC} = t_{CK}$ (MIN); $t_{CK} = t_{CK}$ (MIN); DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	600	mA	1
I _{DD1}	Operating Current: one bank; active/read/precharge; Burst = 2; $t_{RC} = t_{CK}$ (MIN); CL=2.5; $t_{CK} = t_{CK}$ (MIN); $I_{OUT} = 0\text{mA}$; address and control inputs changing once per clock cycle	720	mA	1
I _{DD2P}	Precharge Power-Down Standby Current: all banks idle; power-down mode; $CKE \leq V_{IL}$ (MAX); $t_{CK} = t_{CK}$ (MIN)	40	mA	1
I _{DD2N}	Idle Standby Current: $CS \geq V_{IH}$ (MIN); all banks idle; $CKE \geq V_{IH}$ (MIN); $t_{CK} = t_{CK}$ (MIN); address and control inputs changing once per clock cycle	400	mA	1
I _{DD2Q}	Precharge quiet standby current; All banks idle; $t_{CK}=t_{CK}(\text{IDD})$; CKE is HIGH; \bar{CS} is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING.	320	mA	1
I _{DD3PF}	Active Power-Down Standby Current: one bank active; power-down mode; $CKE \leq V_{IL}$ (MAX); $t_{CK} = t_{CK}$ (MIN); Fast PDN Exit MRS(12) = 0mA	152	mA	1
I _{DD3PS}	Active Power-Down Standby Current: one bank active; power-down mode; $CKE \leq V_{IL}$ (MAX); $t_{CK} = t_{CK}$ (MIN); Slow PDN Exit MRS(12) = 1mA	48	mA	1
I _{DD3N}	Active Standby Current: one bank; active/precharge; $CS \geq V_{IH}$ (MIN); $CKE \geq V_{IH}$ (MIN); $t_{RC} = t_{RAS}$ (MAX); $t_{CK} = t_{CK}$ (MIN); DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	400	mA	1
I _{DD4R}	Operating Current: one bank; Burst = 2; reads; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS outputs changing twice per clock cycle; CL = 2.5; $t_{CK} = t_{CK}$ (MIN); $I_{OUT} = 0\text{mA}$	1040	mA	1
I _{DD4W}	Operating Current: one bank; Burst = 2; writes; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS inputs changing twice per clock cycle; CL=2.5; $t_{CK} = t_{CK}$ (MIN)	1120	mA	1
I _{DD5}	Auto-Refresh Current: $t_{RC} = t_{RFC}$ (MIN)	1280	mA	1
I _{DD6}	Self-Refresh Current: $CKE \leq 0.2\text{V}$	40	mA	1
I _{DD7}	Operating Current: four bank; four bank interleaving with BL = 4, address and control inputs randomly changing; 50% of data changing at every transfer; $t_{RC} = t_{RC}$ (min); $I_{OUT} = 0\text{mA}$.	1360	mA	1

Note:

- Module IDD was calculated from component IDD. It may different from the actual measurement.

Operating, Standby, and Refresh Currents $T_{CASE} = 0 \text{ }^{\circ}\text{C} \sim 85 \text{ }^{\circ}\text{C}; V_{DDQ} = V_{DD} = 1.8V \pm 0.1V$ (1GB, 2 Ranks, 64Mx8 DDR2 SDRAMs)

Symbol	Parameter/Condition	PC2-5300 (-3C)	Unit	Notes
I _{DD0}	Operating Current: one bank; active/precharge; t _{RC} = t _{CK} (MIN); t _{CK} = t _{CK} (MIN); DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	1000	mA	1
I _{DD1}	Operating Current: one bank; active/read/precharge; Burst = 2; t _{RC} = t _{CK} (MIN); CL=2.5; t _{CK} = t _{CK} (MIN); I _{OUT} = 0mA; address and control inputs changing once per clock cycle	1120	mA	1
I _{DD2P}	Precharge Power-Down Standby Current: all banks idle; power-down mode; CKE $\leq V_{IL}$ (MAX); t _{CK} = t _{CK} (MIN)	80	mA	1
I _{DD2N}	Idle Standby Current: CS $\geq V_{IH}$ (MIN); all banks idle; CKE $\geq V_{IH}$ (MIN); t _{CK} = t _{CK} (MIN); address and control inputs changing once per clock cycle	800	mA	1
I _{DD2Q}	Precharge quiet standby current; All banks idle; t _{CK} =t _{CK} (IDD); CKE is HIGH; CS is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING.	640	mA	1
I _{DD3PF}	Active Power-Down Standby Current: one bank active; power-down mode; CKE $\leq V_{IL}$ (MAX); t _{CK} = t _{CK} (MIN); Fast PDN Exit MRS(12) = 0mA	304	mA	1
I _{DD3PS}	Active Power-Down Standby Current: one bank active; power-down mode; CKE $\leq V_{IL}$ (MAX); t _{CK} = t _{CK} (MIN); Slow PDN Exit MRS(12) = 1mA	96	mA	1
I _{DD3N}	Active Standby Current: one bank; active/precharge; CS $\geq V_{IH}$ (MIN); CKE $\geq V_{IH}$ (MIN); t _{RC} = t _{RAS} (MAX); t _{CK} = t _{CK} (MIN); DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	800	mA	1
I _{DD4R}	Operating Current: one bank; Burst = 2; reads; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS outputs changing twice per clock cycle; CL = 2.5; t _{CK} = t _{CK} (MIN); I _{OUT} = 0mA	1440	mA	1
I _{DD4W}	Operating Current: one bank; Burst = 2; writes; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS inputs changing twice per clock cycle; CL=2.5; t _{CK} = t _{CK} (MIN)	1520	mA	1
I _{DD5}	Auto-Refresh Current: t _{RC} = t _{RFC} (MIN)	1680	mA	1
I _{DD6}	Self-Refresh Current: CKE $\leq 0.2V$	80	mA	1
I _{DD7}	Operating Current: four bank; four bank interleaving with BL = 4, address and control inputs randomly changing; 50% of data changing at every transfer; t _{RC} = t _{RC} (min); I _{OUT} = 0mA.	1760	mA	1

Note:

- Module IDD was calculated from component IDD. It may different from the actual measurement.

AC Timing Specifications for DDR2 SDRAM Devices Used on Module

($T_{CASE} = 0^{\circ}\text{C} \sim 85^{\circ}\text{C}$; $V_{DDQ} = 1.8\text{V} \pm 0.1\text{V}$; $V_{DD} = 1.8\text{V} \pm 0.1\text{V}$, See AC Characteristics) (Part 1 of 2)

Symbol	Parameter	-3C		Unit	
		Min.	Max.		
tAC	DQ output access time from CK/CK̄	-0.45	+0.45	ns	
tDQSCK	DQS output access time from CK/CK̄	-0.4	+0.4	ns	
tCH	CK high-level width	0.45	0.55	tck	
tCL	CK low-level width	0.45	0.55	tck	
tHP	Minimum half clk period for any given cycle; defined by clk high (tCH) or clk low (tCL) time	tCH or tCL	-	tck	
tCK	Clock cycle time	CL=3	3	8	ns
tCK		CL=4, 5	3	8	ns
tdH	DQ and DM input hold time(differential data strobe)	0.175	-	ns	
tdS	DQ and DM input setup time(differential data strobe)	0.1	-	ns	
tIPW	Input pulse width	0.6	-	tck	
tDIPW	DQ and DM input pulse width (each input)	0.35	-	tck	
tHz	Data-out high-impedance time from CK/CK̄	-	tACmax	ns	
tLZ(DQ)	Data-out low-impedance time from CK/CK̄	2tACmin	tACmax	ns	
tLZ(DQS)	DQS low-impedance time from CK/CK̄	tACmin	tACmax	ns	
tdSQS	DQS-DQ skew (DQS & associated DQ signals)	0.24	-	ns	
tQHS	Data hold Skew Factor	0.34	-	ns	
tQH	Data output hold time from DQS	tHP - tQHS	-	ns	
tdQSS	Write command to 1st DQS latching transition	-0.25	+0.25	tck	
tdQSL,(H)	DQS input low (high) pulse width (write cycle)	0.35	-	tck	
tdSS	DQS falling edge to CK setup time (write cycle)	0.2	-	tck	
tDSH	DQS falling edge hold time from CK (write cycle)	0.2	-	tck	
tMRD	Mode register set command cycle time	2	-	tck	
tWPST	Write postamble	0.40	0.60	tck	
tWPRE	Write preamble	0.35	-	tck	
tiH	Address and control input hold time	0.275	-	ns	
tIS	Address and control input setup time	0.20	-	ns	
tRPRE	Read preamble	0.90	1.10	tck	
tRPST	Read postamble	0.40	0.60	tck	
tRRD	Active bank A to Active bank B command	7.5	-	ns	
tDelay	Minimum time clocks remains ON after CKE asynchronously drops Low	tIS + tCK + tiH	-	ns	
tREFI	Average Periodic Refresh Interval ($85^{\circ}\text{C} < T_{CASE} \leq 95^{\circ}\text{C}$)	-	3.9	μs	
	Average Periodic Refresh Interval ($0^{\circ}\text{C} \leq T_{CASE} \leq 85^{\circ}\text{C}$)	-	7.8	μs	
toIT	OCD drive mode output delay	0	12	ns	
tRFC	Auto-Refresh to Active/Auto-Refresh command period	105	-	ns	
tCCD	CAS to CAS	2	-	tck	


AC Timing Specifications for DDR2 SDRAM Devices Used on Module

($T_{CASE} = 0^{\circ}\text{C} \sim 85^{\circ}\text{C}$; $V_{DDQ} = 1.8\text{V} \pm 0.1\text{V}$; $V_{DD} = 1.8\text{V} \pm 0.1\text{V}$, See AC Characteristics) (Part 2 of 2)

Symbol	Parameter	-3C		Unit
		Min.	Max.	
tWR	Write recovery time without Auto-Prefetch	15	-	ns
WR	Write recovery time with Auto-Prefetch	tWR/tCK	-	tCK
tDAL	Auto precharge write recovery + precharge time	WR+tRP	-	tCK
twTR	Internal write to read command delay	7.5	-	ns
tRTP	Internal read to precharge command delay	7.5	-	ns
txSNR	Exit self refresh to a Non-read command	tRFC+10	-	ns
txSRD	Exit self refresh to a Read command	200	-	tCK
txP	Exit precharge power down to any Non-read command	2	-	tCK
txARD	Exit active power down to read command	2	-	tCK
txARDS	Exit active power down to read command	7-AL	-	tCK
tCKE	CKE minimum pulse width	3	-	tCK
ODT				
taOND	ODT turn-on delay	2	2	tCK
taON	ODT turn-on	tAC (min)	tAC (max) +0.7	ns
taONPD	ODT turn-on (Power down mode)	tAC (min) +2	2tCK + tAC(max) +1	ns
taOFD	ODT turn-off delay	2.5	2.5	tCK
taOF	ODT turn-off	tAC(min)	tAC(max) +0.6	ns
taOFPD	ODT turn-off (Power down mode)	tAC (min)+2	2.5tCK + tAC(max) +1	ns
tANPD	ODT to power down entry latency	3	-	tCK
tAXPD	ODT power down exit latency	8	-	tCK
Speed Grade Definition				
tRAS	Row Active Time	45	70,000	ns
tRC	Row Cycle Time	60	-	ns
tRCD	RAS to CAS delay	15	-	ns
tRP	Row Precharge Time	15	-	ns

Package Dimensions

(512MB, 1 Rank, 64Mx8 DDR SDRAMs)




Note: All dimensions are typical with tolerances of +/- 0.15 (0.006) unless otherwise stated.

Units: Millimeters (Inches)

Package Dimensions

(1GB, 2 Rank, 64Mx8 DDR SDRAMs)



Note: All dimensions are typical with tolerances of +/- 0.15 (0.006) unless otherwise stated.

Units: Millimeters (Inches)

Revision Log

Rev	Date	Modification
0.1	05/2005	Preliminary Release.
0.2	07/2005	Update SPD, IDD data, Timing Parameter, and Operating condition.
1.0	08/2005	Official release for Elixir

Nanya Technology Corporation

Hwa Ya Technology Park 669

Fu Hsing 3rd Rd., Kueishan,

Taoyuan, 333, Taiwan, R.O.C.

Tel: +886-3-328-1688

Please visit our home page for more information: www.elixir-memory.com