

## **ATT7C187**

# High-Speed CMOS SRAM 64 Kbit (64K x 1), Separate I/O

#### **Features**

- High speed 10 ns maximum access time
- Automatic powerdown during long cycles
- Advanced CMOS technology
- Chip-select powerdown
- Data retention at 2 V for battery backup operation
- Plug-compatible with IDT7187 and CY7C187
- Low-power operation
  - Active: 500 mW typical at 25 ns
  - Standby: 500 μW typical
- Package styles available:
  - 22-pin, plastic DIP
  - 24-pin, plastic SOJ (J-lead)

## **Description**

The ATT7C187 device is a high-performance, low-power, CMOS static RAM organized as 65,536 words by 1 bit per word. Parts are available in four speeds with worst-case access times from 10 ns to 20 ns.

All interface signals are TTL compatible, and operation is from a single 5 V power supply. Power consumption is 500 mW (typical) at 25 ns. Dissipation drops to \_\_\_\_\_\_ 75 mW (typical) when the memory is deselected ( CE is high).

Two standby modes are available. Automatic powerdown during long cycles reduces power consumption when the memory is deselected, or during read or write accesses that are longer than the minimum access time. In addition, data can be retained in inactive storage with a supply voltage as low as 2 V. The ATT7C187 consumes only 30 µW at 3 V (typical), thereby allowing effective battery backup operation.




Figure 1. Block Diagram

### Pin Information

Table 1. DIP Pin Descriptions

Pin	Name/Function
A0A15	Address
DIN	Data Input
<b>D</b> оит	Data Output
CE	Chip Enable
WE	Write Enable
GND	Ground
Vcc	Power

Table 2. SOJ Pin Descriptions

Pin	Function
A0A15	Address
DIN	Data Input
Dout	Data Output
CE	Chip Enable
WE	Write Enable
GND	Ground
Vcc	Power
NC	No Connect



Figure 2. Pin Diagram




Figure 3. Pin Diagram

## **Functional Description**

The ATT7C187 device provides asynchronous (unclocked) operation with matching access and cycle times. An active-low chip enable and a 3-state output simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A15. Reading from a designated location is accomplished by presenting an address and then taking CE low while WE remains high. The data in the addressed memory location then appears on the data-out pin within one access time. When CE is high

or WE is low, the output pin stays in a high-impedance state.

Writing to an addressed location is accomplished when the CE and WE inputs are both low. Either signal can be used to terminate the write operation. Data-in and data-out signals have the same polarity.

Latch-up and static discharge protection are provided on-chip. The ATT7C187 can withstand an injection of up to 200 mA on any pin without damage.

## **Absolute Maximum Ratings**

Stresses in excess of the Absolute Maximum Ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of this data sheet. Exposure to Absolute Maximum Ratings for extended periods can adversely affect device reliability.

Parameter	Symbol	Min	Max	Unit
Storage Temperature	Tstg	-65	150	တ
Operating Ambient Temperature	TA	-55	125	တ
Supply Voltage with Respect to Ground	Vcc	-0.5	7.0	>
Input Signal with Respect to Ground	<b>—</b>	-3.0	7.0	V
Signal Applied to High-impedance Output		-3.0	7.0	٧
Output Current into Low Outputs			25	mA
Latch-up Current	_	>200		mA

# **Recommended Operating Conditions**

Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation	0 °C to 70 °C	4.5 V ≤ Vcc ≤ 5.5 V
Data Retention	0 °C to 70 °C	2.0 V ≤ Vcc ≤ 5.5 V

#### **Electrical Characteristics**

Over all Recommended Operating Conditions

Table 3. General Electrical Characteristics

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output Voltage:						
High	Vон	loh = -4.0  mA, Vcc = 4.5  V	2.4	_	_	V
Low	Vol	loL = 8.0 mA	_	_	0.4	V
Input Voltage:						
High	ViH	<del>_</del>	2.2	_	Vcc + 0.3	V
Low <sup>1</sup>	VIL	1	-3.0	-	8.0	V
Input Current	lix	Ground ≤ V₁≤ Vcc	-10		10	μΑ
Output Leakage Current	loz	Ground ≤ Vo ≤ Vcc, CE = Vcc	-10		10	μΑ
Output Short Current	los	Vo = Ground, Vcc = Max <sup>2</sup>	_	-	-350	mA
Vcc Current:	1					
Inactive <sup>3</sup>	lcc2	<del>-</del>	l —	15	30	mA
Standby⁴	lcc3	_	_	100	500	μA
DR Mode	ICC4	$Vcc = 2.0 V^5$		10	250	μΑ
Capacitance:		<u>-</u>				
Input	Cı	$T_A = 25 ^{\circ}\text{C},  \text{Vcc} = 5.0 ^{\circ}\text{V}$	I —	_	5	pF
Output	∞	Test frequency = 1 MHz <sup>6</sup>			7	_pF

This device provides hard clamping of transient undershoot. Input levels below ground are clamped beginning at -0.6 V. A current in
excess of 100 mA is required to reach -2 V. The device can withstand indefinite operation with inputs as low as -3 V subject only to power
dissipation and bond-wire fusing constraints.

Table 4. Electrical Characteristics by Speed

Parameter	Symbol	Test		Unit				
	_	Condition	25	20	15	12	10	
Max Vcc Current, Active	loc <sub>1</sub>	* .	100	125	160	190_	205	mA

Tested with outputs open and all address and data inputs changing at the maximum write-cycle rate. The device is continuously enabled for writing, i.e., CE and WE ≤ VIL. Input pulse levels are 0 V to 3.0 V. Max Icc shown applies over the active operating temperature range.

<sup>2.</sup> Duration of the output short-circuit should not exceed 30 s.

<sup>3.</sup> Tested with outputs open and all address and data inputs changing at the maximum write-cycle rate. The device is continuously disabled, i.e., CE ≥ VH. \_\_\_\_\_

Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., CE = Vcc. Input levels are within 0.2 V of Vcc or ground.

Data retention operation requires that Vcc never drops below 2.0 V. CE must be ≥ Vcc – 0.2 V. For all other inputs, VIN ≥ Vcc – 0.2 V or VIN < 0.2 V is required to ensure full powerdown.</li>

<sup>6.</sup> This parameter is not 100% tested.

## **Timing Characteristics**

#### Table 5. Read Cycle<sup>1, 2, 3, 4</sup>

Over all Recommended Operating Conditions; all measurements in ns. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, input pulse levels of 0 V to 3.0 V (see Figure 10), and output loading for specified lot and lot +30 pF (see Figure 9A).

Symbol	Parameter					Sp	eed				
1		2 5		25 20		15		1 2		10	
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
tADXADX, tCELCEH	Read-cycle Time	25	1	20		15		12	-	10	_
tADXDOV	Address Change to Output Valid <sup>5, 6</sup>	1	25	1	20	1	15	_	12	ı	10
tADXDOX	Address Change to Output Change	3		3	1	თ		3	1	3	
tCELDOV	Chip Enable Low to Output Valid <sup>5, 7</sup>	_	25	_	20	ı	15	_	12	ł	10
tCELDOZ	Chip Enable Low to Output Low-Z <sup>8, 9</sup>	3	1	3	_	3	1	3	١	თ	
tCEHDOZ	Chip Enable High to Output High-Z <sup>8, 9</sup>	-	10	-	8	1	8	_	5	1	4
tCELICH, tADXICH	Chip Enable Low or Address Change to Powerup <sup>10, 11</sup>	0		0		0	-	0		0	
tICHICL	Powerup to Powerdown <sup>10, 11</sup>	_	25		20	_	20		20		18

- 1. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tADXWEH (Table 6) is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 2. All address timings are referenced from the last valid address line to the first transitioning address line.
- CE or WE must be high during address transitions.
- 4. This product is a very high-speed device, and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the Vcc and ground planes directly up to the contactor fingers. A 0.01 μF high-frequency capacitor is also required between Vcc and ground. To avoid signal reflections, proper terminations must be used.
- 5. WE is high for the read cycle.
- The chip is continuously selected ( CE low).
- 7. All address lines are valid prior to or coincident with the CE transition to low.
- 8. At any given temperature and voltage condition, output-disable time is less than output-enable time for any given device.
- Transition is measured ±200 mV from steady-state voltage with specified loading in Figure 9B. This parameter is sampled and not 100% tested.
- 10. This parameter is not 100% tested.
- 11. Powerup from Icc2 to Icc1 occurs as a result of any of the following conditions: (1) falling edge of CE (2) falling edge of WE (CE active), (3) transition on any address line (CE active), or (4) transition on any data line (CE and WE active). The device automatically powers down from Icc1 to Icc2 after tICHICL has elapsed from any of the prior conditions. Power dissipation is dependent only on cycle rate, not on chip-select pulse width.


Table 6. Write Cycle<sup>1, 2, 3, 4</sup> (See Figures 6, 7, and 8.)

Over all Recommended Operating Conditions; all measurements in ns. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, input pulse levels of 0 V to 3.0 V (see Figure 10), and output loading for specified lo. and loh +30 pF (see Figure 9A).

Symbol	Parameter	Speed									
'		2.5		25 20		15		12		1	0
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
tADXADX	Write-cycle Time	20		20		15	-	12	_	10	
tCELWEH	Chip Enable Low to End of Write	15		15		12		10	1	8	
tADXWEX, tADXWEL	Address Change to Beginning of Write	0		0		0		0		0	_
tADXWEH	Address Change to End of Write	15		15		12		10	-	8	
tWEHADX	End of Write to Address Change	0	_	0	_	0		0	_	0	
tWELWEH	Write Enable Low to End of Write	15		15		12	-	10	1	8	I
tDIVWEH, tDIVCEH	Data Valid to End of Write	10	-	10	-	7	-	6	1	5	1
tWEHDIX	End of Write to Data Change	0		0		0		0	-	0	1
tWEHDOZ	Write Enable High to Output Low-Z <sup>5,6</sup>	0	1	0	_	0	-	0	-	0	
tWELDOZ	Write Enable Low to Output High-Z 5, 6	_	7	-	7	1	5	1	4	1	4
tCELICH	Chip Enable Low to Powerup <sup>7, 8</sup>	0		0	_	0		0		0	1
tWELICH	Write Enable Low to Powerup <sup>7,8</sup>	0		0		0		0	_	0	1
tCEHVCL	Chip Enable High to Data Retention <sup>7</sup>	0		0		0		0		0	
tiCHICL	Powerup to Powerdown	_	25	_	20	_	20		20	_	18

- 1. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tADXWEH is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 2. All address timings are referenced from the last valid address line to the first transitioning address line.
- 3. CE or WE must be high during address transitions.
- 4. This product is a very high-speed device, and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the Vcc and ground planes directly up to the contactor fingers. A 0.01 μF high-frequency capacitor is also required between Vcc and ground. To avoid signal reflections, proper terminations must be used.
- 5. At any given temperature and voltage condition, output-disable time is less than output-enable time for any given device.
- Transition is measured ±200 mV from steady-state voltage with specified loading in Figure 9B. This parameter is sampled and not 100% tested.
- 7. This parameter is not 100% tested.
- 8. Powerup from Icc2 to I cc 1 occurs as a result of any of the following conditions: (1) falling edge of CE, (2) falling edge of WE (CE active), (3) transition on any address line (CE active), or (4) transition on any data line (CE and WE active). The device automatically powers down from Icc1 to Icc2 after tICHICL has elapsed from any of the prior conditions. Power dissipation is dependent only on cycle rate, not on chip-select pulse width.

#### **Timing Diagrams**




Notes:

WE is high for the read cycle.

The chip is continuously selected ( CE low).

Figure 4. Read Cycle — Address-Controlled




Notes:

WE is high for the read cycle.

All address lines are valid prior to or coincident with the CE transition to low.

Figure 5. Read Cycle — CE -Controlled



#### Notes

The internal write cycle of the memory is defined by the overlap of CE low and WE low. Both signals must be low to initiate a write. Either signal can terminate a write by going high. The address, data, and control input setup and hold times should be referred to the signal that falls last or rises first.

If WE goes low before or concurrent with CE going low, the output remains in a high-impedance state.

If CE goes high before or concurrent with WE going high, the output remains in a high-impedance state.

Powerup from lcc2 to lcc1 occurs as a result of any of the following conditions: (1) falling edge of CE, (2) falling edge of WE (CE active), (3) transition on any address line (CE active), or (4) transition on any data line (CE and WE active). The device automatically powers down from lcc1 to lcc2 after tlCHICL has elapsed from any of the prior conditions. Power dissipation is dependent only on cycle rate, not on chip-select pulse width.




Figure 6. Write Cycle — WE -Controlled

#### Notes:

The internal write cycle of the memory is defined by the overlap of CE low and WE low. Both signals must be low to initiate a write. Either signal can terminate a write by going high. The address, data, and control input setup and hold times should be referred to the signal that falls last or rises first.

If WE goes low before or concurrent with CE going low, the output remains in a high-impedance state.

If CE goes high before or concurrent with WE going high, the output remains in a high-impedance state.

Powerup from lcc2 to lcc1 occurs as a result of any of the following conditions: (1) falling edge of CE, (2) falling edge of WE (CE active), (3) transition on any address line (CE active), or (4) transition on any data line (CE and WE active). The device automatically powers down from lcc1 to lcc2 after tlCHICL has elapsed from any of the prior conditions. Power dissipation is dependent only on cycle rate, not on chip-select pulse width.

Figure 7. Write Cycle — CE -Controlled




Figure 8. Data Retention




Figure 9. Test Loads





Figure 10. Transition Times

## **Ordering Information**



#### Operating Range 0 °C to 70 °C

Package Style		Performance Speed									
	25 ns	25 ns 20 ns 15 ns 12 ns 10 ns									
22-Pin, Plastic DIP	ATT7C187P-25	ATT7C187P-20	ATT7C187P-15	ATT7C187P-12	ATT7C187P-10						
24-Pin, Plastic SOJ	ATT7C187J-25	ATT7C187J-20	ATT7C187J-15	ATT7C187J-12	ATT7C187J-10						