

Octal registered transceiver with 5-volt tolerant inputs/outputs (3-State)

74LVC2952A

FEATURES

- 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic
- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC standard no. 8-1 A
- Inputs accept voltages up to 5.5 V
- CMOS low power consumption
- Flow-through pin-out architecture
- 3-State outputs
- Direct interface with TTL levels
- Integrated 30Ω damping resistor

DESCRIPTION

The 74LVC2952A is a low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. The 74LVC2952A is an octal non-inverting registered transceiver. Two 8-bit back to back registers store data flowing in both directions between two bidirectional busses. Data applied to the inputs is entered and stored on the rising edge of the clock (CP_{nn}) provided that the clock enable (CE_{nn}) is LOW. The data is then present at the 3-State output buffers, but is only accessible when the output enable input (OE_{nn}) is LOW. Data flow from A inputs to B outputs is the same as for B inputs to A outputs. The 74LVC2952A is identical to the 74LVC2953A but has non-inverting outputs.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25°C; t_r = t_f ≤ 2.5 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	Propagation delay CP _{nn} to A _n , B _n	C _L = 50 pF; V _{CC} = 3.3 V	4.3	ns
f _{max}	Maximum clock frequency		150	MHz
C _I	Input capacitance		5	pF
C _{I/O}	Input/output capacitance		10	pF
C _{PD}	Power dissipation capacitance per buffer	V _{CC} = 3.3V ¹	31	pF


NOTE:

- 1 C_{PD} is used to determine the dynamic power dissipation (P_D in μW)
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
24-Pin Plastic SO	-40°C to +125°C	74LVC2952A D	74LVC2952A D	SOT137-1
24-Pin Plastic SSOP Type II	-40°C to +125°C	74LVC2952A DB	74LVC2952A DB	SOT340-1
24-Pin Plastic TSSOP Type I	-40°C to +125°C	74LVC2952A PW	74LVC2952APW DH	SOT355-1

PIN CONFIGURATION




PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
8, 7, 6, 5, 4, 3, 2, 1,	B ₀ to B ₇	B data inputs/outputs
12	GND	Ground (0 V)
9, 15	OE _{AB} , OE _{BA}	Output enable inputs (active LOW)
10, 14	CP _{AB} , CP _{BA}	Clock inputs
11, 13,	CE _{AB} , CE _{BA}	Clock enable inputs
16, 17, 18, 19, 20, 21, 22, 23	A ₀ to A ₇	A data inputs/outputs
24	V _{CC}	Positive supply voltage


Octal registered trceiver with 5-volt tolerant inputs/ouputs (3-State)

74LVC2952A


LOGIC SYMBOL (IEEE/IEC)



FUNCTIONAL DIAGRAM



LOGIC SYMBOL



Octal registered transceiver with 5-volt tolerant inputs/outputs (3-State)

74LVC2952A

FUNCTION TABLE for register A_n or B_n

INPUTS			INTERNAL Q	OPERATING MODE
A _n or B _n	CP _{nn}	CE _{nn}		
X	X	H	NC	Hold data
L	↑	L	L	Load data
H	↑	L	H	Load data

NOTES:

H = HIGH voltage level
 L = LOW voltage level
 X = don't care

FUNCTION TABLE for output enable

INPUTS	INTERNAL Q	A _n or B _n OUTPUTS	OPERATING MODE
OE _{nn}			
H	X	Z	Disable outputs
L	L	L	Enable outputs
L	H	H	Enable outputs

Z = high impedance OFF-state
 ↑ = Low-to-High transition
 NC = no change

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	LIMITS		UNIT
			MIN	MAX	
V _{CC}	DC supply voltage (for max. speed performance)		2.7	3.6	V
	DC supply voltage (for low-voltage applications)		1.2	3.6	
V _I	DC input voltage range		0	5.5	V
V _{I/O}	DC output voltage range; output HIGH or LOW state		0	V _{CC}	V
	DC input voltage range; output 3-State		0	5.5	
T _{amb}	Operating free-air temperature range		-40	+85	°C
t _r , t _f	Input rise and fall times	V _{CC} = 1.2 to 2.7V	0	20	ns/V
		V _{CC} = 2.7 to 3.6V	0	10	

ABSOLUTE MAXIMUM RATINGS¹

In accordance with the Absolute Maximum Rating System (IEC 134).
 Voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +6.5	V
I _{IK}	DC input diode current	V _I < 0	-50	mA
V _I	DC input voltage	Note 2	-0.5 to +6.5	V
I _{OK}	DC output diode current	V _O > V _{CC} or V _O < 0	± 50	mA
V _{I/O}	DC output voltage; output HIGH or LOW	Note 2	-0.5 to V _{CC} + 0.5	V
	DC output voltage; output 3-State	Note 2	-0.5 to 6.5	
I _O	DC output source or sink current	V _O = 0 to V _{CC}	± 50	mA
I _{GND} , I _{CC}	DC V _{CC} or GND current		± 100	mA
T _{stg}	Storage temperature range		-65 to +150	°C
P _{TOT}	Power dissipation per package			
	- plastic mini-pack (SO) - plastic shrink mini-pack (SSOP and TSSOP)	above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	500 500	mW

NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Octal registered tranceiver with 5-volt tolerant inputs/ouputs (3-State)

74LVC2952A

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT	
			Temp = -40°C to +85°C				
			MIN	TYP ¹	MAX		
V _{IH}	HIGH level Input voltage	V _{CC} = 1.2V	V _{CC}			V	
		V _{CC} = 2.7 to 3.6V	2.0				
V _{IL}	LOW level Input voltage	V _{CC} = 1.2V			GND	V	
		V _{CC} = 2.7 to 3.6V			0.8		
V _{OH}	HIGH level output voltage	V _{CC} = 2.7V; V _I = V _{IH} or V _{IL} ; I _O = -12mA	V _{CC} - 0.5			V	
		V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = -100µA	V _{CC} - 0.2	V _{CC}			
		V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = -18mA	V _{CC} - 0.6				
		V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = -24mA	V _{CC} - 0.8				
V _{OL}	LOW level output voltage	V _{CC} = 2.7V; V _I = V _{IH} or V _{IL} ; I _O = 12mA			0.40	V	
		V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = 100µA			0.20		
		V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = 24mA			0.55		
I _I	Input leakage current	V _{CC} = 3.6V; V _I = 5.5V or GND	Not for I/O pins		± 0.1	± 5	µA
I _{IHZ} /I _{ILZ}	Input current for common I/O pins	V _{CC} = 3.6V; V _I = 5.5V or GND			± 0.1	± 15	µA
I _{OZ}	3-State output OFF-state current	V _{CC} = 3.6V; V _I = V _{IH} or V _{IL} ; V _O = 5.5V or GND			0.1	± 5	µA
I _{off}	Power off leakage supply	V _{CC} = 0.0V; V _I or V _O = 5.5V				± 10	µA
I _{CC}	Quiescent supply current	V _{CC} = 3.6V; V _I = V _{CC} or GND; I _O = 0			0.1	10	µA
ΔI _{CC}	Additional quiescent supply current per input pin	V _{CC} = 2.7V to 3.6V; V _I = V _{CC} - 0.6V; I _O = 0			5	500	µA

NOTES:

1 All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

AC CHARACTERISTICS

GND = 0 V; t_r = t_f ≤ 2.5 ns; C_L = 50 pF; R_L = 500Ω

SYMBOL	PARAMETER	WAVEFORM	LIMITS							UNIT
			V _{CC} = 3.3V ±0.3V			V _{CC} = 2.7V			V _{CC} = 1.2V	
			MIN	TYP	MAX	MIN	TYP	MAX	TYP	
t _{PHL} /t _{PLH}	Propagation delay CP _{BA} , CP _{AB} to A _n , B _n	Figures 1, 4	1.5	4.1	7.6	1.5	4.4	8.6	16	ns
t _{PZH} /t _{PZL}	3-state output enable time OE _{BA} , OE _{AB} , to A _n , B _n	Figures 3, 4	1.5	3.9	7.6	1.5	4.7	8.6	16	ns
t _{PHZ} /t _{PLZ}	3-state output disable time OE _{BA} , OE _{AB} , to A _n , B _n	Figures 3, 4	1.5	3.4	6.6	1.5	3.8	7.6	8	ns
t _w	CP _{AB} , CP _{BA} pulse width, HIGH or LOW	Figure 1	3.0	1.5	–	3.0	1.5	–	–	ns
t _{su}	Set-up time HIGH or LOW A _n , B _n to CP _{AB} , CP _{BA}	Figure 2	2.0	-0.5	–	2.0	–	–	–	ns
t _{su}	Set-up time, HIGH or LOW CE _{AB} , CE _{BA} to CP _{AB} , CP _{BA}	Figure 2	2.0	0.5	–	2.0	–	–	–	ns
t _h	Hold time A _n , B _n to CP _{AB} , CP _{BA}	Figure 2	1.5	0.6	–	1.5	–	–	–	ns
t _h	Hold time CE _{AB} , CE _{BA} to CP _{AB} , CP _{BA}	Figure 2	1.5	0	–	1.5	–	–	–	ns
f _{max}	Maximum clock pulse frequency	Figure 2	100	150	–	80	–	–	–	MHz

NOTE:


These typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

Octal registered tranceiver with 5-volt tolerant inputs/ouputs (3-State)

74LVC2952A

SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	15.6 15.2	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	g° 0°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.61 0.60	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ		
SOT137-1	075E05	MS-013AD			95-01-24 97-05-22

Octal registered tranceiver with 5-volt tolerant inputs/ouputs (3-State)

74LVC2952A

SSOP24: plastic shrink small outline package; 24 leads; body width 5.3 mm

SOT340-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	8.4 8.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.8 0.4	8° 0°

Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.



OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT340-1		MO-150AG				93-09-08 95-02-04

Octal registered tranceiver with 5-volt tolerant inputs/ouputs (3-State)

74LVC2952A

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽²⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	7.9 7.7	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT355-1		MO-153AD				-93-06-16 95-02-04