



Integrated Device Technology, Inc.

**32K x 32 CacheRAM™**  
**3.3V SYNCHRONOUS SRAM WITH**  
**INTERLEAVED/LINEAR BURST COUNTER**

**PRELIMINARY**  
**IDT71V432**

## FEATURES:

- 32K x 32 memory configuration
- Supports high performance system speed - 66 MHz (7ns Clock-to-Data Access) in Pipelined Mode
- LBO input selects interleaved or linear burst mode
- Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BWx)
- Power down controlled by ZZ input
- Single 3.3V power supply (+10/-5%)
- Packaged in a JEDEC Standard 100-pin rectangular plastic thin quad flatpack (TQFP)

## DESCRIPTION:

The IDT71V432 is a 3.3V high-speed 1,024,576-bit CacheRAM™ organized as 32K x 32 with full support of the Pentium™ and PowerPC™ processor interfaces. The pipelined burst architecture provides cost-effective 3-1-1-1 secondary cache performance for processors up to 66MHz.

The IDT71V432 CacheRAM contains write, data, address,

and control registers. Internal logic allows the CacheRAM to generate a self-timed write based upon a decision which can be left until the extreme end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the IDT71V432 can provide four cycles of data for a single address presented to the CacheRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will be pipelined for one cycle before it is available on the next rising clock edge. If burst mode operation is selected (ADV=LOW), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses will be defined by the internal burst counter and the LBO input pin.

The IDT71V432 CacheRAM utilizes IDT's high-performance, high-volume 3.3V CMOS process, and is packaged in a JEDEC Standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) for optimum board density in both desktop and notebook applications.

## PIN DESCRIPTION SUMMARY

A0 – A14	Address Inputs	Input	Synchronous
CE	Chip Enable	Input	Synchronous
CS <sub>0</sub> , CS <sub>1</sub>	Chip Selects	Input	Synchronous
OE	Output Enable	Input	Asynchronous
GW	Global Write Enable	Input	Synchronous
BWE	Byte Write Enable	Input	Synchronous
BW <sub>1</sub> , BW <sub>2</sub> , BW <sub>3</sub> , BW <sub>4</sub>	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV	Burst Address Advance	Input	Synchronous
ADSC	Address Status (Cache Controller)	Input	Synchronous
ADSP	Address Status (Processor)	Input	Synchronous
LBO	Linear/Interleaved Burst Order	Input	DC
ZZ	Sleep Mode	Input	Asynchronous
I/O <sub>0</sub> -I/O <sub>31</sub>	Data Input/Output	I/O	Synchronous
VDD	3.3V Power	Pwr	DC
VSS	Ground	Gnd	DC

11

3104tbl01

The IDT logo is a registered trademark and CacheRAM is a trademark of Integrated Device Technology.  
 Pentium is a trademark of Intel Corp.

PowerPC is a trademark of International Business Machines, Inc.

## COMMERCIAL TEMPERATURE RANGE

**PIN DEFINITIONS<sup>(1)</sup>**


Symbol	Pin Function	I/O	Active	Description
A0-A14	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK and ADSC Low or ADSP Low and CE Low.
ADSC	Address Status (Cache Controller)	I	LOW	Synchronous Address Status from Cache Controller. ADSC is an active LOW input that is used to load the address registers with new addresses. ADSC is NOT GATED by CE.
ADSP	Address Status (Processor)	I	LOW	Synchronous Address Status from Processor. ADSP is an active LOW input that is used to load the address registers with new addresses. ADSP is gated by CE.
ADV	Burst Address Advance	I	LOW	Synchronous Address Advance. ADV is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When this input is HIGH the burst counter is not incremented; that is, there is no address advance.
BWE	Byte Write Enable	I	LOW	Synchronous byte write enable gates the byte write inputs BW1-BW4. If BWE is LOW at the rising edge of CLK then BWx inputs are passed to the next stage in the circuit. A byte write can still be blocked if ADSP is LOW at the rising edge of CLK. If ADSP is HIGH and BWx is LOW at the rising edge of CLK then data will be written to the SRAM. If BWE is HIGH then the byte write inputs are blocked and only GW can initiate a write cycle.
BW1-BW4	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. Each 8-bit byte has its own active LOW byte write. Any active byte write causes all outputs to be disabled. ADSP LOW disables all byte writes. BW1-BW4 must meet specified setup and hold times with respect to CLK.
CE	Chip Enable	I	LOW	Synchronous chip enable. CE is used with CS0 and CS1 to enable the IDT71V432. CE also gates ADSP.
CLK	Clock	I	N/A	This is the clock input to the IDT71V432. All timing references for the device are made with respect to this input.
CS0	Chip Select 0	I	HIGH	Synchronous active HIGH chip select. CS0 is used with CE and CS1 to enable the chip.
CS1	Chip Select 1	I	LOW	Synchronous active LOW chip select. CS1 is used with CE and CS0 to enable the chip.
GW	Global Write Enable	I	LOW	Synchronous global write enable. This input will write all four 8-bit data bytes when LOW on the rising edge of CLK. GW supercedes individual byte write enables.
I/O0-I/O31	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
LBO	Linear Burst Order	I	LOW	Asynchronous burst order selection DC input. When LBO is HIGH the Interleaved (Intel) burst sequence is selected. When LBO is LOW the Linear (PowerPC) burst sequence is selected. LBO is a static DC input and must not change state while the device is operating.
OE	Output Enable	I	LOW	Asynchronous output enable. When OE is LOW the data output drivers are enabled on the I/O pins. OE is gated internally by a delay circuit driven by CE, CS0, and CS1. In dual-bank mode, when the user is utilizing two banks of IDT71V432 and toggling back and forth between them using CE, the internal delay circuit delays the OE activation of the data output drivers by one cycle to prevent bus contention between the banks. When used in single bank mode CE, CS0, and CS1 are all tied active and there is no output enable delay. When OE is HIGH the I/O pins are in a high-impedance state.
VDD	Power Supply	N/A	N/A	3.3V power supply inputs for the IDT71V432.
VSS	Ground	N/A	N/A	Ground pins of the IDT71V432.
ZZ	Sleep Mode	I	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V432 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode.

**NOTE:**

- All synchronous inputs must meet specified setup and hold times with respect to CLK.

3104tbl02

## FUNCTIONAL BLOCK DIAGRAM



3104 drw 01

11

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	V <sub>SS</sub>	V <sub>DD</sub>
Commercial	0°C to +70°C	0V	3.3V+10/-5%

3104 tb1 03


## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Supply Voltage	3.135	3.3	3.63	V
V <sub>SS</sub>	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage - Inputs	2.0	—	4.6	V
V <sub>IH</sub>	Input High Voltage - I/O	2.0	—	V <sub>DD</sub> +0.3	V
V <sub>IL</sub>	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.8	V

NOTE:

1. V<sub>IL</sub> (min.) = -1.0V for pulse width less than tcyc/2, once per cycle.

## PIN CONFIGURATION



3104 drw 02

## TOP VIEW TQFP

\* Pin 14 does not have to be connected directly to VDD as long as the input voltage is  $\geq VIH$ .

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Com'l.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to VDD+0.5	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
PT	Power Dissipation	1.0	W
IOUT	DC Output Current	50	mA

### NOTES:

- 3104 tbl 05
- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
  - VDD and Input terminals only.
  - I/O terminals.

## CAPACITANCE

(TA = +25°C, f = 1.0MHz, TQFP package)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	6	pF
CIO	I/O Capacitance	VOUT = 3dV	7	pF

### NOTE:

- 3104 tbl 06
- This parameter is guaranteed by device characterization, but not production tested.

**SYNCHRONOUS TRUTH TABLE<sup>(1, 2)</sup>**

Operation	Address Used	CE	CS <sub>0</sub>	CS <sub>1</sub>	ADSP	ADSC	ADV	GW	BWE	BWx	OE (3)	CLK	I/O
Deselected Cycle, Power Down	None	H	X	X	X	L	X	X	X	X	X	↑	HI-Z
Deselected Cycle, Power Down	None	L	X	H	L	X	X	X	X	X	X	↑	HI-Z
Deselected Cycle, Power Down	None	L	L	X	L	X	X	X	X	X	X	↑	HI-Z
Deselected Cycle, Power Down	None	L	X	H	X	L	X	X	X	X	X	↑	HI-Z
Deselected Cycle, Power Down	None	L	L	X	X	L	X	X	X	X	X	↑	HI-Z
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	L	↑	Dout
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	H	↑	HI-Z
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	H	X	L	↑	Dout
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	L	↑	Dout
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	H	↑	HI-Z
Write Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	L	X	↑	Din
Write Cycle, Begin Burst	External	L	H	L	H	L	X	L	X	X	X	↑	Din
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	L	↑	Dout
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	H	↑	HI-Z
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	L	↑	Dout
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	H	↑	HI-Z
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	L	↑	Dout
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	H	↑	HI-Z
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	X	H	L	↑	Dout
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	X	H	H	↑	HI-Z
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	X	↑	Din
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	L	X	X	X	↑	Din
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	H	L	L	X	↑	Din
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	L	X	X	X	↑	Din
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	L	↑	Dout
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	H	↑	HI-Z
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	X	H	L	↑	Dout
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	X	H	H	↑	HI-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	L	↑	Dout
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	H	↑	HI-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	L	↑	Dout
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	H	↑	HI-Z
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	L	L	X	↑	Din
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	L	X	X	X	↑	Din
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	L	L	X	↑	Din
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	L	X	X	↑	Din

**NOTES:**

1. L = V<sub>IL</sub>, H = V<sub>IH</sub>, X = Don't Care.
2. ZZ = LOW for this table.
3. OE is an asynchronous input.

3104tbl07

### SYNCHRONOUS WRITE FUNCTION TRUTH TABLE<sup>(1)</sup>

Operation	$\overline{GW}$	$\overline{BWE}$	$\overline{BW}_1$	$\overline{BW}_2$	$\overline{BW}_3$	$\overline{BW}_4$
Read	H	H	X	X	X	X
Read	H	L	H	H	H	H
Write all Bytes	L	X	X	X	X	X
Write all Bytes	H	L	L	L	L	L
Write Byte 1 <sup>(2)</sup>	H	L	L	H	H	H
Write Byte 2 <sup>(2)</sup>	H	L	H	L	H	H
Write Byte 3 <sup>(2)</sup>	H	L	H	H	L	H
Write Byte 4 <sup>(2)</sup>	H	L	H	H	H	L

NOTES:

1. L =  $V_{IL}$ , H =  $V_{IH}$ , X = Don't Care.
2. Multiple bytes may be selected during the same cycle.

3104 Tbl 08

### ASYNCHRONOUS TRUTH TABLE<sup>(1)</sup>

Operation <sup>(2)</sup>	$\overline{OE}$	$\overline{ZZ}$	I/O Status	Power
Read	L	L	Data Out (I/O0 – I/O31)	Active
Read	H	L	High-Z	Active
Write	X	L	High-Z — Data In (I/O0 – I/O31)	Active
Deselected	X	L	High-Z	Standby
Sleep Mode	X	H	High-Z	Sleep

NOTES:

1. L =  $V_{IL}$ , H =  $V_{IH}$ , X = Don't Care.
2. Synchronous function pins must be biased appropriately to satisfy operation requirements.

3104 Tbl 09

### INTERLEAVED BURST SEQUENCE TABLE ( $\overline{LBO}=VDD$ )

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	1	0	0	1	0	0

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

3104 Tbl 10

### LINEAR BURST SEQUENCE TABLE ( $\overline{LBO}=VSS$ )

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	0	0	0	1	1	0

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

3104 Tbl 11

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (VDD = 3.3V +10/-5%)

Symbol	Parameter	Test Condition	Min.	Max.	Unit
IIL	Input Leakage Current	VDD = Max., VIN = 0V to VDD	—	5	µA
IIL	ZZ and LBO Input Leakage Current <sup>(1)</sup>	VDD = Max., VIN = 0V to VDD	—	30	µA
ILOL	Output Leakage Current	$\overline{CE} \geq VIH$ or $\overline{OE} \geq VIH$ , VOUT = 0V to VDD, VDD = Max.	—	5	µA
VOL	Output Low Voltage (I/O0 – I/O31)	IOL = 5mA, VDD = Min.	—	0.4	V
VOH	Output High Voltage(I/O0 – I/O31)	IOH = -5mA, VDD = Min.	2.4	—	V

NOTE:  
3104 tbl 12

1. The ZZ pin will be internally pulled to Vss if it is not actively driven in the application.

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup> (VDD = 3.3V +10/-5%, VHD = VDD-0.2V, VLD = 0.2V)


Symbol	Parameter	Test Condition	71V432S7	71V432S8	71V432S10	Unit
IDD	Operating Power Supply Current	Device Selected, Outputs Open, VDD = Max., $VIN \geq VIH$ or $\leq VIL$ , $f = f_{MAX}^{(2)}$	225	210	200	mA
IsB	Standby Power Supply Current	Device Deselected, Outputs Open, VDD = Max., $VIN \geq VIH$ or $\leq VIL$ , $f = f_{MAX}^{(2)}$	50	45	40	mA
IsB1	Full Standby Power Supply Current	Device Deselected, Outputs Open, VDD = Max., $VIN \geq VHD$ or $\leq VLD$ , $f = 0^{(2)}$	15	15	15	mA
Izz	Full Sleep Mode Power Supply Current	ZZ $\geq VHD$ , VDD = Max.	10	10	10	mA

NOTES:  
3104 tbl 13

1. All values are maximum guaranteed values.


2. At  $f = f_{MAX}$ , inputs are cycling at the maximum frequency of read cycles of 1/tcyc while  $\overline{ADSC} = LOW$ ;  $f=0$  means no input lines are changing.

## AC TEST LOADS



3104 drw 03

Figure 1. AC Test Load



3104 drw 04

11


Figure 2. AC Test Load  
(for tOHZ, tCHZ, tolZ, and tbc1)

\* Including scope and jig

## AC TEST CONDITIONS

Input Pulse Levels	0 to 3V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

3104tbl14



3104 drw 05

Figure 3. Lumped Capacitive Load, Typical Derating

**AC ELECTRICAL CHARACTERISTICS**

(VDD = 3.3V +10/-5%, TA = 0 to 70°C)


Symbol	Parameter	IDT71V432S7		IDT71V432S8		IDT71V432S10		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>Clock Parameters</b>								
t <sub>CYC</sub>	Clock Cycle Time	15	—	16.7	—	20	—	ns
t <sub>CH</sub> <sup>(1)</sup>	Clock High Pulse Width	5	—	5	—	6	—	ns
t <sub>CL</sub> <sup>(1)</sup>	Clock Low Pulse Width	5	—	5	—	6	—	ns
<b>Output Parameters</b>								
t <sub>CD</sub>	Clock High to Valid Data	—	7	—	8	—	10	ns
t <sub>CDC</sub>	Clock High to Data Change	2	—	2	—	2	—	ns
t <sub>CLZ</sub> <sup>(2)</sup>	Clock High to Output Active	0	—	0	—	0	—	ns
t <sub>CHZ</sub> <sup>(2)</sup>	Clock High to Data High-Z	2	6	2	6	2	6	ns
t <sub>OE</sub>	Output Enable Access Time	—	5	—	5	—	6	ns
t <sub>OLZ</sub> <sup>(2)</sup>	Output Enable Low to Data Active	0	—	0	—	0	—	ns
t <sub>OHZ</sub> <sup>(2)</sup>	Output Enable High to Data High-Z	—	5	—	5	—	6	ns
<b>Set Up Times</b>								
t <sub>SA</sub>	Address Setup Time	2.5	—	2.5	—	3.0	—	ns
t <sub>SSS</sub>	Address Status Setup Time	2.5	—	2.5	—	3.0	—	ns
t <sub>SD</sub>	Data In Setup Time	2.5	—	2.5	—	3.0	—	ns
t <sub>SW</sub>	Write Setup Time	2.5	—	2.5	—	3.0	—	ns
t <sub>SAV</sub>	Address Advance Setup Time	2.5	—	2.5	—	3.0	—	ns
t <sub>SC</sub>	Chip Enable>Select Setup Time	2.5	—	2.5	—	3.0	—	ns
<b>Hold Times</b>								
t <sub>HA</sub>	Address Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HS</sub>	Address Status Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HD</sub>	Data In Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HW</sub>	Write Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HAV</sub>	Address Advance Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HC</sub>	Chip Enable>Select Hold Time	0.5	—	0.5	—	0.5	—	ns
<b>Sleep Mode and Configuration Parameters</b>								
t <sub>ZZPW</sub>	ZZ Pulse Width	100	—	100	—	100	—	ns
t <sub>ZZR</sub> <sup>(3)</sup>	ZZ Recovery Time	100	—	100	—	100	—	ns
t <sub>CFG</sub> <sup>(4)</sup>	Configuration Set-up Time	60	—	66.7	—	80	—	ns

**NOTES:**

1. Measured as HIGH above 2.0V and LOW below 0.8V.
2. Transition is measured ±200mV from steady-state.
3. Device must be deselected when powered-up from sleep mode.
4. t<sub>CFG</sub> is the minimum time required to configure the device based on the LBO input. LBO is a static input and must not change during normal operation.

3104 tbi 15

#### **TIMING WAVEFORM OF PIPELINED READ CYCLE<sup>(1, 2)</sup>**




NOTE 5

1. O1 (Ax) represents the first output from the external address Ax. O1 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.

2. ZZ input is LOW and LBO is Don't Care for this cycle.

3. CS0 limiting functions are identical but inverted to the  $\overline{CE}$  and  $\overline{CS1}$  signals. For example, when  $\overline{CE}$  and  $\overline{CS1}$  are LOW on this waveform, CS0 is HIGH.

**TIMING WAVEFORM OF COMBINED PIPELINED READ AND WRITE CYCLES<sup>(1, 2, 3)</sup>**




**NOTES:**

1. Device is selected through entire cycle;  $\overline{CE}$  and  $\overline{CS}_1$  are LOW,  $CS_0$  is HIGH.
2. ZZ input is LOW and  $\overline{LBO}$  is Don't Care for this cycle.
3. O1 (Ax) represents the first output from the external address Ay; O2 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.

3104 drw 07

**TIMING WAVEFORM OF WRITE CYCLE NO. 1 -  $\overline{GW}$  CONTROLLED<sup>(1, 2, 3)</sup>**




**NOTES:**

1. ZZ input is LOW,  $\overline{BWE}$  is HIGH, and  $\overline{LBO}$  is Don't Care for this cycle.
2. O1 (Ax) represents the first output from the external address Ax. O2 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
3. CS1 timing transitions are identical but inverted to the  $\overline{CE}$  and  $\overline{CS1}$  signals. For example, when  $\overline{CE}$  and  $\overline{CS1}$  are LOW on this waveform, CS0 is HIGH.

3104 drw 08


TIMING WAVEFORM OF WRITE CYCLE NO. 2 - BYTE CONTROLLED<sup>(1, 2, 3)</sup>



**NOTES:**

1. ZZ input is LOW, GW is HIGH, and  $\overline{BO}$  is Don't Care for this cycle.
2. O<sub>1</sub> (A<sub>x</sub>) represents the first output from the external address A<sub>x</sub>. O<sub>1</sub> (A<sub>y</sub>) represents the next output data in the burst sequence of the base address A<sub>y</sub>, etc. where A<sub>0</sub> and A<sub>1</sub> are advancing for the four word burst in the sequence defined by the state of the  $\overline{BO}$  input.
3. CS<sub>0</sub> timing transitions are identical but inverted to the CE and  $\overline{CS}_1$  signals. For example, when CE and  $\overline{CS}_1$  are LOW on this waveform, CS<sub>0</sub> is HIGH.


**TIMING WAVEFORM OF SLEEP (ZZ) AND POWER-DOWN MODES<sup>(1, 2, 3)</sup>**



**NOTES:**

1. Device must power up in deselected Mode ( $\overline{CE}$  and  $\overline{CS}_1$  are HIGH,  $CS_0$  is LOW).
2.  $\overline{LBO}$  input is Don't Care for this cycle.
3. It is not necessary to retain the state of the input registers throughout the Power-down cycle.
4.  $CS_0$  timing transitions are identical but inverted to the  $CE$  and  $CS_1$  signals. For example, when  $\overline{CE}$  and  $\overline{CS}_1$  are LOW on this waveform,  $CS_0$  is HIGH.

### NON-BURST READ CYCLE TIMING WAVEFORM<sup>(1, 2, 3, 4)</sup>




3104 dw 11

#### NOTES:

1.  $\overline{ZZ}$ ,  $\overline{CE}$ ,  $\overline{CS1}$  and  $\overline{OE}$  are LOW for this cycle.
2. ADV, GW, BWE, BWx and CS0 are HIGH for this cycle.
3. (Ax) represents the data for address Ax, etc.
4. For read cycles, ADSP and ADSC function identically and are therefore interchangeable.

### NON-BURST WRITE CYCLE TIMING WAVEFORM<sup>(1, 2, 3, 4)</sup>




3104 dw 12

#### NOTES:

1.  $\overline{ZZ}$ ,  $\overline{CE}$  and  $\overline{CS1}$  are LOW for this cycle.
2. ADV, OE and CS0 are HIGH for this cycle.
3. (Ax) represents the data for address Ax, etc.
4. For write cycles, ADSP and ADSC have different limitations.

### ORDERING INFORMATION



3104 dw 13