



16M BYTE (4M x32) FLASH (5V Supply; 5V Program) SIM M M ODULE

PRELIMINARY*

FEATURES

- Access Time of 100ns
- Packaging:
 - 80 pin SIMM
- TTL compatible inputs and outputs
- 5V V_{CC}/5V V_{PP}
- Three power on reset options
 - No power on reset: $\overline{RST}$ tied to V_{CC} (Option "V")
 - Power on reset: $\overline{RST}$ tied to power supervisor circuit (Option "P")
 - System control of power on reset: $\overline{RST}$ tied to pin 7 (Option "R"; this option is not JEDEC standard)
- Tin or Gold edge connectors
- Intel Part Number E28F160S5 Flash Memory Component

GENERAL DESCRIPTION

The White Microelectronics WPF29162-100X8XI is a 4M x 32 bits Flash Memory Module (SIMM). The WPF29162-100X8XI consists of eight 1M x 16 bits CMOS Flash memory in 56-pin TSOP packages mounted on an 80-pin glass epoxy substrate. Decoupling capacitors of 0.1 μ F are mounted for the Flash memory.

The WPF29162-100X8XI is intended for mounting into 80-pin edge connector sockets. The WPF29162-100X8XI uses the standard programming algorithms for Intel E28F160S5 Flash memory component and is backward compatible to the 28F160S5 Flash memory component.

* This data sheet describes a product under development, not fully characterized, and is subject to change without notice.

PIN CONFIGURATION

Pin Symbols

Pin	Symbol	Pin	Symbol	Pin	Symbol
1	V _{SS}	28	DQ ₃₁	55	DQ ₁₅
2	V _{CC}	29	$\overline{WE}_1$	56	DQ ₁₄
3	V _{PP}	30	NC	57	DQ ₁₃
4	$\overline{OE}$	31	NC	58	DQ ₁₂
5	$\overline{WE}_0$	32	NC	59	DQ ₁₁
6	NC	33	A ₁₉	60	DQ ₁₀
7	NC/ $\overline{RST}$	34	A ₁₈	61	DQ ₉
8	DQ ₁₆	35	A ₁₇	62	DQ ₈
9	DQ ₁₇	36	A ₁₆	63	DQ ₇
10	DQ ₁₈	37	A ₁₅	64	DQ ₆
11	DQ ₁₉	38	A ₁₄	65	DQ ₅
12	DQ ₂₀	39	A ₁₃	66	DQ ₄
13	DQ ₂₁	40	A ₁₂	67	DQ ₃
14	DQ ₂₂	41	A ₁₁	68	DQ ₂
15	DQ ₂₃	42	A ₁₀	69	DQ ₁
16	DQ ₂₄	43	A ₉	70	DQ ₀
17	DQ ₂₅	44	A ₈	71	V _{PP}
18	DQ ₂₆	45	A ₇	72	V _{CC}
19	DQ ₂₇	46	A ₆	73	PD ₁
20	DQ ₂₈	47	A ₅	74	PD ₂
21	$\overline{CE}_3$	48	A ₄	75	PD ₃
22	$\overline{CE}_2$	49	A ₃	76	PD ₄
23	$\overline{CE}_1$	50	A ₂	77	PD ₅
24	$\overline{CE}_0$	51	A ₁	78	PD ₆
25	V _{SS}	52	A ₀	79	PD ₇
26	DQ ₂₉	53	NC	80	V _{SS}
27	DQ ₃₀	54	V _{SS}		

Pin Functions


Pin Symbol	Pin Function
A ₀ -A ₁₉	Address Inputs
DQ ₀ -DQ ₃₁	Data In/Out
$\overline{CE}_0$ - $\overline{CE}_3$	Chip Enable
$\overline{WE}_0$ - $\overline{WE}_1$	Write Enable
$\overline{OE}$	Output Enable
PD ₁ -PD ₇	Presence Detect
$\overline{RST}$	Reset
V _{CC}	Power (+5V)
V _{PP}	Programming Voltage (+5V)
V _{SS}	Ground
NC	No Connection

Presence Detect Pins*

(Optional)


Pin Name	Signal
PD ₁	NC
PD ₂	V _{SS}
PD ₃	V _{SS}
PD ₄	V _{SS}
PD ₅	V _{SS}
PD ₆	NC
PD ₇	V _{SS}

* Pin Connection Changing Available





FUNCTIONAL BLOCK DIAGRAM



Notes:

1. $\overline{RD/BY}$ of all flash memory components is optionally tied to V_{CC} , tied to $\overline{RST}$ (Pin 7 of PCB), or connected to power supervisor circuit.
2. $\overline{RD/BY}$ of the flash memory components are not connected.



ABSOLUTE MAXIMUM RATINGS¹

Item	Symbol	Rating	Units
Voltage on Any Pin Relative to V_{SS} ²	V_{IN}, V_{OUT}	-2.0 to +7.0	V
Voltage on V_{CC} Relative to V_{SS} ²	V_{RST}	-2.0 to +7.0	V
Storage Temperature	T_{stg}	-65 to +125	°C
Short Circuit Output Current ⁴	I_{OS}	100	mA

1. Permanent device damage may occur if “ABSOLUTE MAXIMUM RATINGS” are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. Minimum DC voltage on input or I/O pins is -0.5 V and on V_{CC} , $\overline{RST}$ and V_{PP} is -0.2V. During voltage transitions, this level may undershoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is $V_{CC}+0.5$ V. During voltage transitions, input and I/O pins may overshoot to $V_{CC}+2.0$ V for periods up to 20 ns.
3. Maximum DC voltage on V_{PP} and $\overline{RST}$ may overshoot to +14.0V for periods <20ns.
4. No more than one output shorted to ground at a time. Duration of the short circuit should not be greater than one second.

CAPACITANCE ($T_A=25$ °C; $V_{CC}=5.0V\pm0.5V$; $f=1MHz$)

Item	Symbol	Typ	Units
A_0 - A_{19} , $\overline{OE}$, $\overline{RST}$ Input Capacitance ($V_{IN}=0$)	C_{IN1}	63	pF
$\overline{WE}_0$ - $\overline{WE}_1$ Input Capacitance ($V_{IN}=0$)	C_{IN2}	39	pF
$\overline{CE}_0$ - $\overline{CE}_3$ Input Capacitance ($V_{IN}=0$)	C_{IN3}	39	pF
DQ_0 - DQ_{31} Input Capacitance ($V_{IN}=0$)	C_{IN4}	45	pF
DQ_0 - DQ_{31} Output Capacitance ($V_{OUT}=0$)	C_{OUT}	50	pF

**DC CHARACTERISTICS** ($V_{CC}=5.0V\pm0.5V$; $T_A=0^{\circ}C$ to $+70^{\circ}C$)

Parameter	Symbol	Min	Typ	Max	Units	Notes
Input Load Current ($V_{IN}=V_{SS}$ or V_{CC} , $V_{CC}=V_{CCMax}$)	I_{LI}			± 8	μA	1
Output Leakage Current ($V_{OUT}=V_{SS}$ or V_{CC} , $V_{CC}=V_{CCMax}$)	I_{LO}			± 40	μA	1
V_{CC} Standby Current ($V_{CC}=V_{CCMax}$, $\overline{CE}=\overline{RST}=V_{CC}\pm0.2V$, CMOS) ($V_{CC}=V_{CCMax}$, $\overline{CE}=\overline{RST}=V_{IH}$, TTL)	I_{CCS}		200 16	800 32	μA mA	1,5
V_{CC} Deep Power Down Current ($RST=V_{SS}\pm0.2V$)	I_{CCD}			120	μA	1
V_{CC} Read Current (CMOS input) ($\overline{CE}=V_{IL}$, $\overline{OE}=V_{IH}$, $f=10MHz$, $I_{OUT}=0mA$)	I_{CCR1}			101	mA	1,4,5
V_{CC} Read Current (TTL input) ($\overline{CE}=V_{IL}$, $\overline{OE}=V_{IH}$, $f=10MHz$, $I_{OUT}=0mA$)	I_{CCR2}			154	mA	1,4,5
V_{CC} Program/Set Lock-Bit Current ($V_{PP}=5.0V\pm10\%$)	I_{CCW}			94	mA	1,6
V_{CC} Block Erase/Clear Block Lock-Bit Current ($V_{PP}=5.0V\pm10\%$)	I_{CCE}			84	mA	1,6
V_{CC} Program/Block Erase Suspend Current ($\overline{CE}=V_{IH}$)	I_{CCES}		4	44	mA	1,2
V_{PP} Standby Current ($V_{PP}\leq V_{CC}$)	I_{PPS}		± 16	± 120	μA	1
V_{PP} Read Current ($V_{PP}> V_{CC}$)	I_{PPR}		80	1600	μA	
V_{PP} Deep Power Down Current ($RST=V_{SS}\pm0.2V$)	I_{PPD}		0.8	40	μA	1
V_{PP} Program or Set Lock-Bit Current ($V_{PP}=5.0V\pm10\%$)	I_{PPW}			161	mA	1,6
V_{PP} Block Erase or Clear Block Lock-Bit Current ($V_{PP}=5.0V\pm10\%$)	I_{PPE}			81	mA	1,6
V_{PP} Program or Block Erase Suspend Current (Block Erase Suspend)	I_{PPES}		80	1600	μA	1,2
Input Low Voltage	V_{IL}	-0.5		0.8	V	
Input High Voltage	V_{IH}	2.0		$V_{CC}+0.5$	V	
Output Low Voltage ($I_{OL}=5.8mA$, $V_{CC}=V_{CCMin}$)	V_{OL}			0.45	V	
Output High Voltage (TTL) ($I_{OH}=-2.5mA$, $V_{CC}=V_{CCMin}$)	V_{OH1}		2.4		V	
Output High Voltage (CMOS) ($I_{OH}=-2.5mA$, $V_{CC}=V_{CCMin}$) ($I_{OH}=-100\mu A$, $V_{CC}=V_{CCMin}$)	V_{OH2}		$0.85V_{CC}$ $V_{CC}-0.4$		V V	
V_{PP} Write/Erase Lock Voltage	V_{PPLK}			1.5	V	3
V_{PP} during Write/Erase Operations	V_{PPH1}	4.5	5.0	5.5	V	
V_{CC} Write/Erase Lock Voltage	V_{LKO}		2.0		V	

Notes:


- All currents are in RMS unless otherwise noted. Typical values at $V_{CC}=5.0V$, $T_A=25^{\circ}C$.
- I_{CCES} are specified with the device deselected. If the device is read while in erase suspend mode, current draw is the sum of I_{CCES} and I_{CCR} .
- BlockErases, Programs, and Lock Block operations are inhibited when $V_{PP}\leq V_{PPLK}$ and not guaranteed in the ranges between $V_{PPLK}(max)$ and $V_{PPH1}(min)$, between $V_{PPH1}(max)$ and $V_{PPH2}(min)$, and above $V_{PPH2}(max)$.
- Automatic Power Saving (APS) reduces I_{CCR} to 2mA typical in Static operation.
- CMOS inputs are either $V_{CC}\pm0.2V$ or $V_{SS}\pm0.2V$. TTL inputs are either V_{IL} or V_{IH} .
- Sampled, not 100% tested.




AC CHARACTERISTICS

AC Test Conditions

AC test inputs are driven at V_{OH} (2.4 V_{TTL}) for a Logic "1" and V_{OL} (0.45 V_{TTL}) for a logic "0." Input timing begins at V_{IH} (2.0 V_{TTL}) and V_{IL} (0.8 V_{TTL}). Output timing ends at V_{IH} and V_{IL} . Input rise and fall times (10% to 90%) <10ns. Refer to the Transient Input/Output Reference Waveform and Transient Equivalent Testing Load Circuit figures below.



Transient Input/Output Reference Waveform



Transient Equivalent Testing Load Circuit

Read Only Operations¹ ($V_{CC}=5V\pm 10\%$; $T_A=0^\circ C$ to $70^\circ C$)

Parameter	Symbol	Min	Max	Unit	Notes
Read cycle time	t_{AVAV}	100		ns	
Address to output delay	t_{AVQV}		100	ns	
$\overline{CE}$ to output delay	t_{ELQV}		100	ns	2
$\overline{RST}$ to output delay	t_{PHQV}		400	ns	
$\overline{OE}$ to output delay	t_{GLQV}		40	ns	2
$\overline{CE}$ to output in low Z	t_{ELQX}	0		ns	
$\overline{CE}$ to output high Z	t_{EHQZ}		35	ns	
$\overline{OE}$ to output in low Z	t_{GLQX}	0		ns	
$\overline{OE}$ to output high Z	t_{GHQZ}		15	ns	
Output hold from address, $\overline{CE}$ or $\overline{OE}$ change, whichever occurs first	t_{OH}	0		ns	

1. See AC input/output reference waveforms for timing measurements.
2. $\overline{OE}$ may be delayed up to $t_{ELQV}-t_{GLQV}$ after the falling edge of $\overline{CE}$, without impacting t_{ELQV} .


**AC CHARACTERISTICS** (continued)**Write Operations**^{1,2} ($V_{CC}=5V\pm 10\%$; $T_A=0^\circ\text{C}$ to 70°C)

Parameter	Symbol	Min	Max	Unit	Notes
$\overline{\text{RST}}$ high recovery to $\overline{\text{WE}}$ ($\overline{\text{CE}}$) going low	t_{PHWL} (t_{PHEL})	1		μs	5
$\overline{\text{CE}}$ setup to $\overline{\text{WE}}$ going low	t_{ELWL}	10		ns	3
$\overline{\text{WE}}$ setup to $\overline{\text{CE}}$ going low	t_{WLEL}	0		ns	3
Write pulse width	t_{WP}	40		ns	3
Data setup to $\overline{\text{WE}}$ ($\overline{\text{CE}}$) going high	t_{DVWH} (t_{DVEH})	40		ns	
Address setup to $\overline{\text{WE}}$ ($\overline{\text{CE}}$) going high	t_{AVWH} (t_{AVEH})	40		ns	
$\overline{\text{CE}}$ ($\overline{\text{WE}}$) hold from $\overline{\text{WE}}$ ($\overline{\text{CE}}$) high	t_{WHEH} (t_{EHWH})	10		ns	
Data hold from $\overline{\text{WE}}$ ($\overline{\text{CE}}$) high	t_{WHDH} (t_{EHDX})	5		ns	
Address hold from $\overline{\text{WE}}$ ($\overline{\text{CE}}$) high	t_{WHAX} (t_{EHAX})	5		ns	
Write pulse width high	t_{WPH}	30		ns	4
V_{PP} setup to $\overline{\text{WE}}$ ($\overline{\text{CE}}$) going high	t_{VPWH} (t_{VPEH})	100		ns	5
Write recovery before read	t_{WHGL} (t_{EHGL})	0		ns	

1. Read timing characteristics during block erase, program, and lock-bit configuration operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.
2. A write operation can be initiated and terminated with either $\overline{\text{CE}}$ or $\overline{\text{WE}}$.
3. Write pulse width (t_{WP}) is defined from $\overline{\text{CE}}$ or $\overline{\text{WE}}$ going low (whichever goes low last) to $\overline{\text{CE}}$ or $\overline{\text{WE}}$ going high (whichever goes high first). Hence $t_{\text{WP}}=t_{\text{WLWH}}=t_{\text{ELEH}}=t_{\text{WLEH}}=t_{\text{ELWH}}$. If $\overline{\text{CE}}$ is driven low 10ns before $\overline{\text{WE}}$ going low, $\overline{\text{WE}}$ pulse width requirement decreases to $t_{\text{WP}}-20\text{ns}$.
4. Write pulse width high (t_{WPH}) is defined from $\overline{\text{CE}}$ or $\overline{\text{WE}}$ going high (whichever goes high first) to $\overline{\text{CE}}$ or $\overline{\text{WE}}$ going low (whichever goes low last). Hence, $t_{\text{WPH}}=t_{\text{WHWL}}=t_{\text{WHEL}}=t_{\text{EHWL}}$.
5. Sampled, not 100% tested.

**PACKAGE DIMENSIONS**

Units: Inches

TOLERANCES: ± 0.005 UNLESS OTHERWISE SPECIFIED**ORDERING INFORMATION****W P F 29 162 - 100 X 8 X I****FLASH MANUFACTURER:**

I = Intel

RESET:V = $\overline{\text{RESET}}$ tied to VccP = $\overline{\text{RESET}}$ tied to Power Supervisor CircuitR = $\overline{\text{RESET}}$ tied to pin 7 (not JEDEC Standard)**V_{PP} PROGRAMMING VOLTAGE**8 = 5V Vcc / 5V V_{PP}**LEAD FINISH:**

G = Gold Edge Connectors

T = Tin Edge Connectors

ACCESS TIME (ns)**ORGANIZATION, 4M x 32****MECHANICAL OPTIONS**

29 = 80 pin SIMM with TSOP Components

Flash PROM**Plastic Module****WHITE MICROELECTRONICS**